

#### **APPLICATIONS**

- Presentation
- Video Editing
- Video Authoring
- Video Teleconferencing
- **Interactive Education Systems**
- Games

#### **FEATURES**

- ☐ Extensive software support available contact Cirrus Logic Sales office for complete details
- Supports up to three simultaneous video data streams
- Video scaling
- Supports both YCbCr and RGB formats
- Interfaces to CODECs, decoders, encoders
- Integrated ISA, MCA, and host bus interfaces

(cont. next page)


## **Digital Video Processor**

### **OVERVIEW**

The CL-PX2070 Digital Video Processor (DVP) provides a powerful, cost-effective desktop solution for computer graphics and imaging. The DVP can be used in presentations, video teleconferencing, animation, and video capture for scaling with video signal processors dedicated to compressing and decompressing video data streams.

(cont. next page)

### Functional Block Diagram





### FEATURES (cont.)

- **■** Complete frame buffer control
- 1/2 8 Mbytes of frame buffer memory
- Video stream format conversion
- Color space conversion
- Supports up to eight simultaneous object buffers
- Programmable, triple-channel LUT RAM
- Prescaling, zoom, and windowing
- Graphic and bitmapped stream support
- Programmable sync slave or master
- When used with the CL-PX2080 MediaDAC™
  - Simultaneous video and graphics display
  - Four simultaneous, overlapping (occluded) display windows
  - Zooms from 1x to 256x
  - 1024 x 768 display at 85 MHz

#### **OVERVIEW** (cont.)

The DVP combines the real-time video scaling features of the CL-PX0072 VWG with the frame buffer memory management, arithmetic and logical processing, a programmable host system bus interface, flexible mainstream video datapath, and windowing control for multiple, simultaneous video data streams.

The DVP has four major functional units:

HIU: Host Interface Unit

VBU: Video Bus Unit

VPU: Video Processing Unit

RFU: Reference Frame Unit

#### HIU: Host Interface Unit

The HIU interfaces the DVP to the host system. It transfers graphic or video data between the host system and the frame buffer through direct access to FIFOs in the VPU, and accesses the DVP control registers.

#### **VBU: Video Bus Unit**

The VBU manages the flow of video and graphic streams between the DVP and up to three independent devices (including the host system).

The VBU provides two independent, real-time video I/O ports (V1 and V2), and contains two subunits — the VIU and VSU.

V1 and V2 have the following characteristics:

- Each can be configured as input only, output only, or pixel- or field-duplexed I/O;
- Each provides programmable sync polarity;
- Either port can use the VSU sync generator;
- Each supports the following video formats:
  - Input: YCbCr 16-bit 4:2:2, 12-bit 4:1:1; RGB 16-bit, 8-bit;
  - Output: YCbCr 16-bit; RGB 16-bit, 8-bit;
- V2 controls the video stream data flow between the DVP and typical CODEC devices.

	ISA Bus	MCA Bus	Local Hardware			
Interface	DVP interfaces with the host s	l system interface bus.	DVP interfaces with the processor bus.			
Multiplex Support	DVP signals support the required host system address/data impleading, and provide bidirectional buffering of the host system data bus.					
Address Decode	DVP internally decodes the bucycles.	The host system provides the decoded chip select signal for use with register select input signals.				

# CL-PX2070 Digital Video Processor

The VIU (Video Interface Unit) controls the flow of internal video streams through the video ports to all external devices. It controls:

- the source and direction of video stream and sync control inputs;
- the field-toggling mode and field ID signals;
- · the watchdog timer feature.

Two VIU master control registers provide matching fields that specify input and output sync modes.

The VSU (Video Sync Unit) implements identical, independent reference signals for each video port:

- Vertical sync signals specify the beginning of a field or frame.
- Horizontal sync signals specify the beginning of a line.
- Horizontal/composite blanking signals specify the horizontal/composite blanking interval.

#### **VPU: Video Processing Unit**

The VPU processes field-oriented video. It can simultaneously process two external, bidirectional real-time video streams and a single external, bidirectional host video or graphic data stream. It also provides a data path between the DVP and the host system for bidirectional graphic streams through the HIU. FIFO D can send to, and FIFO F can receive from the HIU directly.

The VPU has five subunits — the IPU1, IPU2, OPU, ALU, and SIU.

The IPU1 (Input Processor Unit 1) prepares an input video stream for ALU processing and/or storage in the frame buffer, then outputs the prepared stream to the frame buffer data bus. Its video processing features include:

- YCbCr and RGB input stream format conversion,
- · color space conversion,
- programmable data tagging,
- three-channel lookup table operations,
- horizontal prescaling,
- window clipping,
- horizontal and vertical scaling, and
- · output stream format conversion.



The IPU2 (Input Processor Unit 2) controls prescaling and windowing.

The OPU (Output Processing Unit) controls zoom, window clipping, and output format functions.

The ALU (Arithmetic Logic Unit) performs arithmetic, logical, and tagging operations for YCbCr streams, and logical and tagging operations only for RGB and 8-bit pseudocolor streams. It controls stream format, operand source selection, tagging operation selection, and arithmetic or logical operation for both field times, and can process up to three simultaneous video streams input through its FIFOs.

The SIU (Sequencer Instruction Unit) is a specialpurpose microcontroller that coordinates the flow of multiple, simultaneous data streams between the IPU1, IPU2, OPU, ALU, and OBU.

The SIU is field-based when processing interlaced video data; that is, it distinguishes between the vertical sync pulses for each field and executes one of two different instruction sequences, causing multiple stream flows to appear concurrent.

#### **RFU: Reference Frame Unit**

The RFU provides simultaneous access to eight object buffers and four display windows. It has three subunits — the OBU, DWU, and MMU.

The OBU (Object Buffer Unit) specifies the size, location, operating mode, X and Y raster directions, FIFO association, chrominance and luminance channel masking, and output decimation for each object buffer. It allows each object buffer to be locked to either video source, or to be programmed to operate independently. Object buffers can also be placed anywhere within the linearly-addressable frame buffer.

The DWU (Display Window Unit) allows each display window to be any size or location. These display windows can overlap when the DVP is used with the CL-PX2080 MediaDAC™.

The MMU (Memory Management Unit) provides the frame buffer control interface for up to 8 megabytes of DRAM or VRAM.



## **TABLE OF CONTENTS**

LIST	OF FI	GURES			7
LIST	OF TA	BLES .			7
CON	VENTI	ONS, AI	BBREVIAT	TONS, AND TRADEMARKS	8
1.	PIN IN	FORMA	TION		10
	1.1				
	1.2			gnal Groups	
	1.3			able	
2.	DETA	ILED SI	GNAL DES	SCRIPTIONS	14
	2.1			SA	
	2.2			MCA	
	2.3			ocal Hardware	
	2.4			Interface	
	2.5	Video Ir	nterface		18
	2.6			faceface	
	2.7	Power a	and Ground	<u> </u>	19
3.	FUNC	TIONAL	. DESCRIP	TION	20
4.	DETA	ILED RE	GISTER	DESCRIPTIONS	22
	4.1			e Unit	
		4.1.1		Configuration Setup	
		4.1.2	_	: Debug Control	
		4.1.3		: Debug Read	
		4.1.4	HIU_IRQ:	Interrupt Request	25
		4.1.5		: Operation Control/Status	
		4.1.6		Register Index	
		4.1.7		: Register Data Port	
		4.1.8		: Memory Data Port	
		4.1.9		Interrupt Setup	
	4.2			nit	
		4.2.1		Interface Unit	
				VIU_MCRp: VIU Master Control	
				VIU_DPCf: Datapath Control	
				VIU_TEST: Test Register	
		4.2.2		eo Sync Unit	
		7.6.6		VSU_HSW: Horizontal Sync Width	
				VSU_HAD: Horizontal Active Delay	
				VSU_HAP: Horizontal Active Pixels	
			4.2.2.4	VSU_HP: Horizontal Period	
			4.2.2.5	VSU_VSW: Vertical Sync Width	
			4.2.2.6	VSU_VAD: Vertical Active Delay	
			4.2.2.7	VSU_VAP: Vertical Active Pixels	38
			4.2.2.8	VSU_VP: Vertical Period	
	4.3	VPU: V		ssor Unit	
		4.3.1		al Control	
			4.3.1.1	VPU_MCR: VPU Master Control	44

## Digital Video Processor



4.3.2	•	ut Processor Unit 1	
	4.3.2.1	IPU1_PIX: Pixel Count	
	4.3.2.2	IPU1_LIC: Line Count	
	4.3.2.3	IPU1_FLC: Field Count	
	4.3.2.4	IPU1_LIR: Line Count Interrupt Request	
	4.3.2.5	IPU1_FIR: Field Count Interrupt Request	
	4.3.2.6	IPU1_LRB: LUT RAM Base Address	
	4.3.2.7	IPU1_LRD: LUT RAM Data	
	4.3.2.8	IPU1_MCRf: IPU1 Master Control	
	4.3.2.9	IPU1_XBnf: X Begin	
	4.3.2.10	IPU1_XEIf: X End	50
	4.3.2.11	IPU1_XSnf: X Shrink	50
	4.3.2.12	IPU1_YBnf: Y Begin	51
	4.3.2.13	IPU1_YEIf: Y End	51
	4.3.2.14	IPU1 YSnf: Y Shrink	52
	4.3.2.15	IPU1 KFCf: Key Function Code	52
	4.3.2.16	IPU1_MMxf: Chroma Key Max/Min	53
4.3.3	IPU2: Inp	out Processing Unit 2	
	4.3.3.1	IPU2 PIX: Pixel Count	
	4.3.3.2	IPU2_LIC: Line Count	
	4.3.3.3	IPU2_FLC: Field Count	
	4.3.3.4	IPU2_LIR: Line Count Interrupt Request	
	4.3.3.5	IPU2_FIR: Field Count Interrupt Request	
	4.3.3.6	IPU2 MCRf: IPU2 Master Control	
	4.3.3.7	IPU2_XBIf: X Begin	
	4.3.3.8	IPU2 XEI1: X End	
	4.3.3.9	IPU2 YBIf: Y Begin	
	4.3.3.10	IPU2_YEIf: Y End	
4.3.4		uencer Instruction Unit	
4.0.4	4.3.4.1	SIU MCR: SIU Master Control	
	4.3.4.2	SIU_FCS: FIFO Control/Status	
	4.3.4.2	SIU FOU: FIFO Overflow/Underflow	
	4.3.4.4	SIUs_SIM: Sequencer Instruction Memory	
	4.3.4.5	SIU_FAR: FIFO Auto Reset	
4.3.5		thmetic and Logic Unit	
4.3.3		•	
	4.3.5.1 4.3.5.2	ALU_MCRf: ALU Master Control	
		_	
	4.3.5.3	ALU_AV: Alpha Value	
	4.3.5.4	ALU_LOPx: Logic Operation	
	4.3.5.5	ALU_CAx: Constant A	
	4.3.5.6	ALU_CBx: Constant B	
	4.3.5.7	ALU_CCx: Constant C	
4.3.6		utput Processing Unit	
	4.3.6.1	OPU_MCRf: OPU Master Control	
	4.3.6.2	OPU_XBI1: X Begin	
	4.3.6.3	OPU_XEIf: X End	
	4.3.6.4	OPU_YBIf: Y Begin	
	4.3.6.5	OPU_YEIf: Y End	
4.3.7	RFU: Re	ference Frame Unit	70

## CL-PX2070 Digital Video Processor



		4.3.8	MMU: Memory Management Unit	73
			4.3.8.1 MMU_MCR: MMU Master Control	
		4.3.9	OBU: Object Buffer Unit	74
			4.3.9.1 OBUo_MCR: Object Buffer Master Control	74
			4.3.9.2 OBUo_RFX: Object Buffer Reference Frame Size	75
		4.3.10	OBUo_LSb: Object Buffer Linear Start Address	76
			4.3.10.1 OBUo_BSa: Object Buffer Size	
			4.3.10.2 OBUo_DEC: Object Buffer Decimate Control	
		4.3.11	DWU: Display Window Unit	
			4.3.11.1 DWU_MCR: Display Window Master Control	
			4.3.11.2 DWU_HCR: Display Window Horizontal Control	
			4.3.11.3 DWUd_DZF: Display Window Display Zoom Factor	
			4.3.11.4 DWUd_RFX: Display Window Reference Frame Size	
			4.3.11.5 DWUd_LSb: Display Window Linear Start Address	
			4.3.11.6 DWUd_WSa; Display Window Size	
			4.3.11.7 DWUd_DSa: Display Window Start	83
5.	ELEC	TRICAL	L SPECIFICATIONS	84
	5.1	Absolut	ute Maximum Ratings	84
	5.2	DVP Sp	Specifications (Digital)	84
	5.3	AC Cha	aracteristics/Timing Information	85
		5.3.1	Index of Timing Information	85
		5.3.2	ISA Bus Timing	86
		5.3.3	MCA Bus Timing	
		5.3.4	Local Hardware Interface Timing	
		5.3.5	Video Port Timing	
		5.3.6	Memory Timing	94
6.	PACK	AGE DI	DIMENSIONS — 160-Lead PQFP	98
7.	ORDE	ERING II	INFORMATION	99
APF	PENDIX	Α.	DVP REGISTERS — QUICK REFERENCE	100
IND	EX	•• •• •• •• •• •		
			ROL REGISTERS	
			TER FIELDS	

Digital Video Processor

A STATE OF THE STA



## LIST OF FIGURES

	,	
Figure 1-1.	DVP Pin Diagram	
Figure 4-1.	VSU Horizontal Sync Timing	
Figure 4-2.	VSU Vertical Sync Timing	35
Figure 5-1.	ISA Bus — I/O Timing	87
Figure 5-2.	MCA Bus — I/O Timing	
Figure 5-3.	MCA Bus — CDSFDBK* Timing	89
Figure 5-4.	MCA Bus — CDSETUP* Timing	89
Figure 5-5.	Local Hardware Interface — Write Timing	90
Figure 5-6.	Local Hardware Interface — Read Timing	91
Figure 5-7.	Video I/O Timing	93
Figure 5-8.	STALL* and STALLRQ* Timing	93
Figure 5-9.	Video and Graphics Port Timing	93
Figure 5-10.	Read Transfer Cycle Timing	94
Figure 5-11.	CAS* Before RAS* Refresh Timing	95
Figure 5-12.	Memory Read Timing	
Figure 5-13.	Memory Write Timing	
Figure 6-1.	DVP Package Information	
Figure 6-2.	DVP Package Information (Expanded View)	99
	LIST OF TABLES	
Table 4-1.	HIU Register Address Map	22
Table 4-2.	HIU Registers Accessed by the Register Data Port	
Table 5-1.	ISA Bus Timing	86
Table 5-2.	MCA Bus Timing	88
Table 5-3.	Local Hardware Interface — Write Timing	
Table 5-4.	Local Hardware Interface — Read Timing	91
Table 5-5.	Video Port Timing	92
Table 5-6.	Read Transfer Cycle Timing	
Table 5-7.	CAS* Before RAS* Refresh Timing	95
Table 5-8.	Memory Read and Write Timing	96



## CONVENTIONS, ABBREVIATIONS, AND TRADEMARKS

## **CONVENTIONS**

VIU_DPCf	Register names containing lower case variables represent groups of registers with similar functions. For example, VIU_DPCf represents <i>both</i> Datapath Control registers — VIU_DPC1 (Datapath Control, Field 1) and VIU_DPC2 (Datapath Control, Field 2). In this data book, the following register variables are used:							
	а	(axis)	=	X, Y				
	b	(byte)	=	L (Low) or H (High)				
	С	(color space)	=	Y, U, V or R, G, B				
	d	(display window)	=	0:3				
	f	(field)	=	1:2				
	n	(number)	=	F (Fraction) or I (Integer)				
	0	(object buffer)	=	0:7				
	р	(port)	=	1:2				
	s	(SIM)	=	0:31				
	×	(channel)	=	Y, U, V				

## ABBREVIATIONS, ACRONYMS, and MNEMONICS

ALU	Arithmetic and Logic Unit			
CODEC	COde/DEcode or Compress/decompress			
CPU	Central Processing Unit			
CRT	Cathode Ray Tube			
CTAG	Control TAG multiplexer signal			
DRAM	Dynamic Random Access Memory			
DWU	Display Window Unit			
FBD	Frame Buffer Data			
FIFO	First In, First Out			
ISA	Industry Standard Architecture			
I/O	Input/Output			
LSA	Linear Start Address			
JPEG	Joint Photographic Expert Group			

Digital Video Processor



LSB	Least Significant Byte
LSb	Least Significant bit
LUT	Look-Up Table
MCA	Micro Channel Architecture
MMU	Memory Management Unit
MSB	Most Significant Byte
MSb	Most Significant bit
OPU	Output Processor Unit
OTAG	Output TAG multiplexer signal
IPU1	Input Processor Unit 1
IPU2	Input Processor Unit 2
POS	Programmable Option Select
PQFP	Plastic Quad Flat Pack
PSE	PreScaler Enable
RGB	Red, Green, Blue
RAM	Random Access Memory
RFU	Reference Frame Unit
SIM	Sequencer Instruction Memory
SIU	Sequencer Instruction Unit
VPU	Video Processor Unit
VRAM	Video dynamic Random Access Memory
YCbCr	*Components of the CCIR601 color representation standard. Y = luminance; CbCr = chrominance Y-blue, chrominance Y-red

## **TRADEMARKS**

 $\label{eq:mediaDACTM} \textbf{MediaDAC}^{\text{TM}} \ \textbf{is a trademark of Pixel Semiconductor, Inc.}$ 



#### 1. PIN INFORMATION

The CL-PX2070 DVP is available in a 160-lead Plastic Quad Flat Pack (PQFP) surface-mount package. It can be configured for ISA, MCA, and local hardware configurations, as shown in Figure 1-1.

NOTE: (\*) denotes active-low signals.

#### 1.1 Pin Diagram





Figure 1-1. DVP Pin Diagram



### 1.2 DVP Functional Signal Groups



## 1.3 Pin Assignment Table



The following conventions are used in the pin assignment table:

(\*) = active-low signal

I = input

O = output

PWR = power

TTL = the pad has standard TTL input threshold and output levels

OD = open drain, TTL inputs

4 = 4-mA sink and 2-mA source drive capability

24 = 24-mA sink and 8-mA source drive capability

NAME			PIN	TYPE	CELL	FUNCTION
HOST INTERI	ACE MCA	LOCAL				
SAD[15:0]	AD[15:0] —	 D[15:0]	48:62, 65 48:62, 65	I/O I/O	TTL, 4 TTL, 4	Address/Data Bus Data Bus
Control DEN*	DEN*	 RS1	44 44	OD	TTL, 8 TTL	Data Buffer Enable Register Select
DDIR	DDIR	— NC	43 43	OD N/A	TTL, 8 N/A	Data Buffer Direction No Connect (must be left floating)
IOR*	 S1*	IOR*	35 35		TTL TTL	I/O Read Status 1
IOW*	 S0*	IOW* —	36 36		TTL TTL	I/O Write Status 0
AEN — —	M/IO*	  CS*	32 32 32		TTL TTL TTL	Address Enable Memory or I/O Cycle Chip Select
NC —	_ CDSFDBK*	NC —	38 38	N/A O	N/A TTL, 4	No Connect (must be left floating) Card Select Feedback
NC —	CDSETUP*	NC —	37 37	N/A I	N/A TTL	No Connect (must be left floating) Card Setup
IRQ CHRDY IO16*	IRQ CDCHRDY	IRQ CHRDY*	45 40 39	O OD OD	TTL, 4 TTL, 24 TTL, 24	Interrupt Request Channel Ready 16-bit I/O Cycle
	CDDS16*	— NC	39 39	OD N/A	TTL, 24 N/A	Card Data Size No Connect (must be left floating)
NC —	CMD*	— —	41 41	N/A I	N/A TTL	No Connect (must be left floating) Command
RESET NC	CDRESET	PCLK RESET	41 42 33	I I N/A	TTL TTL N/A	Processor Clock Reset No Connect (must be left floating)
_	ADL*	RS2	33 33	1	TTL TTL	Address Latch Register Select
AUXCS*	CARDEN	— —	34 34	} {	TTL TTL TTI	Auxiliary Chip Select Card Enable Register Select
		RS3	34	i	TTL	Register Select

Digital Video Processor



NAME	PIN	TYPE	CELL	FUNCTION					
GRAPHICS O	GRAPHICS OVERLAY INTERFACE								
GPCLK	69	1	TTĹ	Graphics Pixel Clock					
GVS	67	1	TTL	Graphics Vertical Sync					
GHS	66	i	TTL	Graphics Horizontal Sync					
GBL	68	1 ,	TTL	Graphics Blanking					
ZC[3:0]	80:77	0	TTL, 4	Zoom Control Bus					
VIDEO INTERFACE									
Data									
V1D[15:0]	137:138, 141:153, 156	I/O	TTL, 4	V1 (Video Port 1) Data Bus					
V2D[15:0]	3:12, 14:16, 19:20, 22	I/O	TTL, 4	V2 (Video Port 2) Data Bus					
Control									
V1VS	1	I/O	TTL, 4	V1 Vertical Sync					
V2VS	27	I/O	TTL, 4	V2 Vertical Sync					
V1HS	160	VO	TTL, 4	V1 Horizontal Sync					
V2HS	26	I/O	TTL, 4	V2 Horizontal Sync					
V1BL	159	VO	TTL, 4	V1 Horizontal/Composite Blanking					
V2BL	25	1/0	TTL, 4	V2 Horizontal/Composite Blanking					
V1CLK	2	1	TTL	V1 Data Clock					
V2CLK	29	I	TTL	V2 Data Clock					
V1PH	158	1	TTL	V1 Phase					
V2PH	24	1	TTL	V2 Phase					
V1IEN*	157	0	TTL, 4	V1 Input Enable					
V2IEN*	23	0	TTL, 4	V2 Input Enable					
STALLRQ*	31	l	TTL	Stall Request					
STALL*	30	0	TTL, 4	Stall					
FRAME BUFF	ER INTERFACE								
Address/Data									
FBD[31:0]	99, 101:102, 105:107, 109:125, 128:136	I/O	TTL, 4	Frame Buffer Data Bus					
FBA[9:0]	98:94, 92:88	0	TTL, 8	Frame Buffer Address Bus					
Control	·								
RAS[1:0]*	87:86	0	TTL, 8	Row Address Strobes					
CAS[1:0]*	85:84	0	TTL, 8	Column Address Strobes					
WE*	83	0	TTL, 12	Write Enable					
DTE*	82	0	TTL, 12	Data Transfer Enable					
FRDY	81	1	TTL	FIFO Ready					
SBCLK	76	0	TTL, 8	Serial Bus Clock					
SOE[1:0]*	73:72	0	TTL, 8	Serial Port Output Enable					
MCLK	71	1	TTL	Memory Clock					
FCLK	70	0	TTL, 8	FIFO Write Clock					
POWER AND	GROUND								
VDD	18, 21, 46, 64, 75, 100,	PWR	N/A	+5 VDC for Digital Logic and Interface Buffers					
	103, 126, 140, 155			The state of the s					
VSS	13, 17, 28, 47, 63, 74,	PWR	N/A	Ground for Digital Logic and Interface Buffers					
	93, 104, 108, 127, 139, 154								



## 2. DETAILED SIGNAL DESCRIPTIONS

## 2.1 Host Interface — ISA

Signal	Pin	Туре	Cell	Function
SAD[15:0]	48:62, 65	I/O	TTL, 4	Address/Data Bus. Bidirectional, multiplexed address/data bus that transfers video data and operation status and commands between the host system and the DVP.
DEN*	44	OD	TTL, 8	Data Buffer Enable. 0 Enables the host data bus buffer.
DDIR	43	OD	TTL, 8	Data Buffer Direction. Specifies the direction of data flow on SAD[15:0].  O The host system is reading data from SAD[15:0];  The host system is writing data to SAD[15:0].
IOR*	35	l	TTL	VO Read. 0 Specifies an I/O read cycle.
IOW*	36	ı	TTL	I/O Write. 0 Specifies an I/O write cycle.
AEN	32	1	TTL	Address Enable. 0 I/O cycle in progress. 1 DMA cycle in progress.
NC	38	N/A	N/A	No Connect. (must be left floating).
NC	37	N/A	N/A	No Connect. (must be left floating).
IRQ	45	0	TTL, 4	Interrupt Request.  1 The DVP is requesting service from the host system.
CHRDY	40	OD	TTL, 24	Channel Ready.  The DVP is not ready to complete the current host access cycle.  The current host access cycle is complete.
IO16*	39	OD	TTL, 24	16-bit I/O Cycle.  O The DVP is able to respond as a 16-bit I/O data device for both read and write cycles.
NC	41	N/A	N/A	No Connect. (must be left floating).
RESET	42	ŀ	TTL	Reset.  Stops all DVP activity and resets the hardware.
NC	33	N/A	N/A	No Connect. (must be left floating).
AUXCS*	34		TTL	Auxiliary Chip Select. When programmed for aux ISA mode, primary and secondary addresses are ignored; AUXCS* and SAD[3:1] select specific registers.



## 2.2 Host Interface — MCA

Signal	Pin	Type	Cell	Function			
AD[15:0]	48:62, 65	I/O	TTL, 4	Address/Data Bus. Bidirectional, multiplexed address/data bus that transfers video data and operation status and commands between the host system and the DVP.			
DEN*	44	OD	TTL, 8	Data Buffer Enable. 0 Enables the host data bus buffer.			
DDIR	43	OD	TTL, 8	Data Buffer Direction. Specifies the direction of data flow on SAD[15:0].  0 The host system is reading data from SAD[15:0]; 1 The host system is writing data to SAD[15:0].			
S1*	35	1	TTL	Status 1. Specifies current bus cycle (used with M/IO* and SO*).			
S0*	36	ł	TTL	Status 0. Specifies current bus cycle (used with M/IO* and S1*).			
M/IO*	32	I	TTL	Memory or I/O Cycle. Specifies current bus cycle current bus cycle (used with S0* and S1*):           M/IO*         S0*         S1*           0         0         0         Reserved           0         0         1         I/O Write           0         1         0         I/O Read           0         1         1         Inactive           1         0         0         Reserved           1         0         1         Memory Write           1         1         0         Memory Read           1         1         1         Inactive			
CDSFDBK*	38	0	TTL, 4	Card Select Feedback.  O Specifies that the DVP has decoded the current address and status inputs. The DVP does not drive CDSFDBK* low during the configuration period (CDSETUP* = 0).			
CDSETUP*	37	1	TTL	Card Setup.  O Specifies that the host system is accessing the configuration registers of the MCA adapter.  To obtain adapter ID and configuration data (containing POS [Programmable Option Select] 100, 101, and 102), perform an I/O read cycle to the DVP.			
IRQ	45	0	TTL, 4	Interrupt Request.  O The DVP is requesting service from the host system.			
CDCHRDY	40	OD	TTL, 24	Channel Ready.  The DVP is ready to complete the current host access cycle.			
CDDS16*	39	OD	TTL, 24	Card Data Size.  O The DVP is able to respond as a 16-bit I/O data device for both read and write cycles.			



## 2.2 Host Interface — MCA (cont.)

Signal	Pin	Type	Cell	Function
CMD*	41	ı	TTL	Command.  O Valid data is on AD[15:0] (write cycle); or  DVP should place valid data on AD[15:0] (read cycle).
CDRESET	42	I	TTL	Reset.  1 Stops all DVP activity and resets the hardware.
ADL*	33	ı	TTL	Address Latch.  O Demultiplexes the address from bus AD[15:0], and status from signals M/IO*, S1*, and S0*. The address and status must be valid during the low-to-high transition.
CARDEN	34	1	TTL	Card Enable.  1 Specifies that the data on bus AD[15:8] is valid.

### 2.3 Host Interface — Local Hardware

Signal	Pin	Type	Cell	Function					
D[15:0]	48:62, 65	I/O	TTL, 4	Data Bus. Bidirectional data bus that transfers video data between the host system and the DVP.					
RS[3:1]	34:33, 44	I	TTL	Register Select. Specify the register address during a host access.					
NC	43	N/A	N/A	No Connect. (must be left floating).					
IOR*	35	I	TTL	VO Read. 0 Specifies an I/O read cycle.					
IOW*	36	I	TTL	I/O Write. 0 Specifies an I/O write cycle.					
CS*	32	ı	TTL	Chip Select.  O The host system is accessing the DVP.					
NC	38	N/A	N/A	No Connect. (must be left floating).					
NC	37	N/A	N/A	No Connect. (must be left floating).					
IRQ	45	0	TTL, 4	Interrupt Request.  O The DVP is requesting service from the host system.					
CHRDY*	40	OD	TTL, 24	Channel Ready.  O The DVP is ready to complete the current host access cycle.					
NC	39	N/A	N/A	No Connect. (must be left floating).					



Digital Video Processor



## 2.3 Host Interface — Local Hardware (cont.)

Signal	Pin	Type	Cell	Function
PCLK	41	I	TTL	<b>Processor Clock.</b> Input clock that synchronizes the flow of data on bus D[15:0] during DMA data transfers.
RESET	42	ı	TTL	Reset.  1 Stops all DVP activity and resets the hardware.

## 2.4 Graphics Overlay Interface

Signal	Pin	Type	Cell	Function
GPCLK	69	1	TTL	<b>Graphics Pixel Clock.</b> Clocks display output pixel data from the graphics controller.
GVS	67	1	TTL	Graphics Vertical Sync. Identifies the start of the vertical sync interval. A vertical sync pulse is generated once every field time for interlaced data, and once every frame time for non-interlaced data. Register DWU_MCR, bit GVSP specifies GVS as active high or active low.
GHS	66	I	TTL	Graphics Horizontal Sync. Identifies the start of the horizontal sync interval. A horizontal sync pulse is generated once for each input line. Register DWU_MCR, bit GHSP specifies GHS as active high or active low.
GBL	68	ı	TTL	Graphics Blanking. Identifies the blanking interval. Register DWU_MCR, bit GBP specifies GBL as active high or active low.
ZC[3:0]	80:77	0	TTL, 4	Zoom Control Bus (used only with CL-PX2080 MediaDAC™). Specifies to the MediaDAC™ the zoom factor to be used on the current data.



CL-PX2070
Digital Video Processor

## 2.5 Video Interface

Signal	Pin	Туре	Cell	Function					
V1D[15:0]	156, 153:141, 138:137	1/0	TTL, 4	V1 (Video Port 1) Data Bus.	VnD[15:0]. Bidirectional data bus that transfers video data between the DVP and an external device through video				
V2D[15:0]	3:12, 14:16, 19:20, 22	1/0	TTL, 4	V2 (Video Port 2) Data Bus.	port Vn.				
V1VS	1	I/O	TTL, 4	V1 Vertical Sync.	VnVS. Identifies the start of the vertical				
V2VS	27	I/O	TTL, 4	V2 Vertical Sync.	sync interval. A vertical sync pulse is generated once every field time for interlaced data, and once every frame time for non-interlaced data. Register VIU_MCRp (bits OVSP/IVSP) specifies VnVS as active high or active low.				
V1HS	160	I/O	TTL, 4	V1 Horizontal Sync.	VnHS. Identifies the start of the horizon				
V2HS	26	1/0	TTL, 4	V2 Horizontal Sync.	tal sync interval; register VIU_MCRp (bits OHSP/IHSP) specifies VnHS as active high or active low.				
V1BL	159	I/O	TTL, 4	V1 Horizontal/Composite Blanking.	VnBL. Identifies the blanking interval; register VIU_MCRp (bits OBP/IBP)				
V2BL	25	I/O	TTL, 4	V2 Horizontal/Composite Blanking.	specifies VnBL as active high or active low.				
V1CLK	2	l	TTL	V1 Data Clock.	VnCLK. Clocks bidirectional video data				
V2CLK	29	ı	TTL	V2 Data Clock.	on bus VnD[15:0].				
V1PH	158	1	TTL, 4	V1 Phase.	VnPH. Controls data qualification and				
V2PH	24	1	TTL	V2 Phase.	duplexing of video data on VnD[15:0].				
V1IEN*	157	0	TTL, 4	V1 Input Enable.	VnIEN*. Specifies that the DVP is not				
V2IEN*	23	0	TTL, 4	V2 Input Enable.	driving bus VnD[15:0]. VnIEN* can be used as a tristate control by an external buffer connected to bus VnD[15:0].				
STALLRQ*	31	I	TTL	Stall Request.  O Requests that to V2D[15:0] be so	he current transfer of video data on bus uspended.				
STALL*	30	0	TTL, 4	Stall. 0 The DVP has s	uspended transferring data on V2D[15:0].				



Digital Video Processor



## 2.6 Frame Buffer Interface


Signal	Pin	Туре	Cell	Function
FBD[31:0]	136:128, 125:109, 107:105, 102:101, 99	I/O	TTL, 4	Frame Buffer Data Bus. Bidirectional data bus that transfers data between the DVP and the frame buffer.
FBA[9:0]	98:94, 92:88	0	TTL, 8	Frame Buffer Address Bus. Multiplexed output bus that specifies an address to the frame buffer. The row address is valid during the HIGH-to-LOW transition of signals RAS[1:0]*; the column address is valid during the high-to-low transition of CAS[1:0]*.
RAS[1:0]*	87:86	0	TTL, 8	Row Address Strobes. Instruct the frame buffer to latch the row address from bus FBA[9:0] during the HIGH-to-LOW transition.
CAS[1:0]*	85:84	0	TTL, 8	<b>Column Address Strobes.</b> Instruct the frame buffer to latch the column address from bus FBA[9:0] during the HIGH-to-LOW transition.
WE*	83	0	TTL, 12	Write Enable. Specifies a write cycle to the frame buffer.
DTE*	82	0	TTL, 12	Data Transfer Enable. Specifies a transfer cycle to the frame buffer (VRAMs only).
FRDY	81	I	TTL	FIFO Ready. (used only with CL-PX2080 MediaDAC™) Specifies that the input FIFO of the MediaDAC™ is ready to receive serial data from the frame buffer.
SBCLK	76	0	TTL, 8	Serial Bus Clock. Clocks serial data from the frame buffer (VRAMs only).
SOE[1:0]*	73:72	0	TTL, 8	Serial Port Output Enable.  O Enable the frame-buffer serial data port output.
MCLK	71	ı	TTL	Memory Clock. Synchronizes all frame buffer control signals.
FCLK	70	0	TTL, 8	FIFO Write Clock. (used only with CL-PX2080 MediaDAC™) Clocks serial data into the MediaDAC™.

## 2.7 Power and Ground


Signal	Pin	Туре	Function
VDD	18, 21, 46, 64, 75, 100, 103, 126, 140, 155	PWR	+5 VDC for Digital Logic and Interface Buffers. Each VDD pin must be connected directly to the VDD plane.
VSS	13, 17, 28, 47, 63, 74, 93, 104, 108, 127, 139, 154	PWR	Ground for Digital Logic and Interface Buffers. Each VSS pin must be connected directly to the ground plane.



#### 3. FUNCTIONAL DESCRIPTION









### 4. DETAILED REGISTER DESCRIPTIONS

This section lists and defines the CL-PX2070 DVP registers.

NOTE:

In order to maintain compatibility with future Pixel Semiconductor products, all reserved registers bits must be written as '0'. Data values in reserved register locations are not guaranteed on readback.

Register names containing lower-case variables represent groups of registers with similar functions. Refer to the *Conventions* table on page 8 for a list of DVP register variables.

#### 4.1 HIU: Host Interface Unit

Table 4-1. HIU Register Address Map

Register	Pri. Map	Sec. Map	Definition	Used by F	Registers	Ref. Section
HIU_0	27C0	0290	Register I/O Address 0	HIU_CSU HIU_DBG HIU_DRD	Configuration Setup Debug Control Debug Read	4.1.1, p. 23 4.1.2, p. 24 4.1.3, p. 24
HIU_1	27C2	0292	Register I/O Address 1	HIU_OCS HIU_IRQ	Operation Control/Status Interrupt Request	4.1.5, p. 26 4.1.4, p. 25
HIU_2	27C4	0294	Register I/O Address 2	HIU_RIN	Register Index	4.1.6, p. 27
HIU_3	27C6	0296	Register I/O Address 3	HIU_RDT	Register Data Port	4.1.7, p. 28
HIU_4	27C8	0298	Register I/O Address 4	HIU_MDT	Memory Data Port	4.1.8, p. 28

Table 4-2. HIU Registers Accessed by the Register Data Port

Register	Index	Definition	Ref. Section
HIU_ISU	0001	Interrupt Setup	4.1.9, p. 29

Digital Video Processor



#### 4.1.1 HIU\_CSU: Configuration Setup

I/O Address

27C0 (Primary Map)

0290 (Secondary Map)

HIU\_CSU is a read-only register that stores hardware configuration data for the DVP. An external configuration register must provide configuration data to bits 5:0 during the reset interval. HIU\_CSU is shadowed by registers HIU\_DBG and HIU\_DRD.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD					VE	R		RS	VD		HSB		RSVD	FBT	PAS

Bit #	Access	Reset	Descrip	otion
15:12	R	0000	RSVD	Reserved (read as '0').
11:8	R	0000	VER	DVP Device Version 0000 CL-PX2070 revision AB 0001 CL-PX2070, revision AC
7:6	R	00	RSVD	Reserved (read as '00')
5:3	R	111	HSB	Host System Bus. Specifies the type of host system connected to the DVP.  000 ISA bus 001 MCA bus 010 Reserved 011 Local hardware interface 100 Aux ISA 101 Aux MCA 111 Local hardware interface XXX All other configurations reserved
2	R	1	RSVD	Reserved (read as 1)
1	R	1	FBT	Frame Buffer Jumper State. (Used only for software configuration.  Does not affect internal DVP operation.)  O DRAM  1 VRAM
0	R	0	PAS	Port Address Select. Specifies the I/O address map that the host system should use when accessing the DVP.  O Primary port map  Secondary port map



4.1.2 HIU DBG: Debug Control

I/O Address

27C0 (Primary Map)

0290 (Secondary Map)

HIU\_DBG is a write-only register that controls the diagnostic mode of the DVP. Register HIU\_OCS, field MDE enables access to this register when set to '1.' HIU\_DBG is shadowed by register HIU\_DRD.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RS	VD			DRE					RSVD				

Bit #	Access	Reset	Descrip	otion
15:10	W	0h	RSVD	Reserved (read as '0').
9	W	0	DRE	Debug Read Enable. Enables access to shadow register HIU_DRD.  0 Disable debug read  1 Enable debug read
8:0	W	00h	RSVD	Reserved (read as '0').

#### 4.1.3 HIU\_DRD: Debug Read

I/O Address

27C0 (Primary Map)

0290 (Secondary Map)

See also:

HIU DBG: Debug Control, p. 24

SIU\_MCR: SIU Master Control, p. 58

HIU\_OCS: Operation Control/Status, p. 26

SIUs\_SIM: Sequencer Instruction Memory, p. 61

HIU\_DRD is a read-only register that provides diagnostic information, including the global Error Detection Trap, the current object buffer counters, and the SIU current index. HIU\_DRD is a shadow register to HIU\_CSU. Read access to this register is enabled when HIU\_OCS, field MDE and HIU\_DBG, field DRE are set to '1.'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EDT			ХС					YC					SIMIN		

Bit #	Access	Reset	Descrip	otion
15	R	0	EDT	Error Detection Trap. This field is the logical OR of all FIFO overflow and underflow flags, and the watchdog timeout.  No error Error detected
14:10	R	0h	хс	X Counter. Upper 5 bits of X Counter (Single-Step Mode). (0-1Fh)
9:5	R	0h	YC	Y Counter. Upper 5 bits of Y Counter (Single-Step Mode). (0-1Fh)
4:0	R	0h	SIMIN	Sequence Instruction Memory Current Index (0-1Fh)



Digital Video Processor



#### 4.1.4 HIU\_IRQ: Interrupt Request

I/O Address

27C2 (Primary Map)

0292 (Secondary Map)

See also:

HIU OCS: Operation Control/Status, p. 26

HIU\_ISU: Interrupt Setup, p. 29

HIU\_IRQ is a read-only register that accesses all interrupt requests generated by the IPU1, IPU2, OBU, the watchdog timer, and the FIFO overflow and underflow flags. An interrupt service routine typically uses HIU\_IRQ to determine the interrupt request source(s). HIU\_IRQ shadows register HIU\_OCS, field SRC must be set to '1' to enable this register.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD											IP2C	IP1C	FUN	FOV	WDT	

Bit #	Access	Reset	Descrip	otion
15:6	R	0h	RSVD	Reserved (read as '0').
5	R	0	OBT	Object Buffer Termination (auto reset on read).  No interrupt request Specifies that an object buffer termination condition occurred in the OBU.
4	R	0	IP2C	IPU2 Counter (auto reset on read).  No interrupt request Specifies that a line, field, or vertical sync pulse interrupt request occurred in the IPU2.
3	R	0	IP1C	IPU1 Counter (auto reset on read).  No interrupt request Specifies that a line, field, or vertical sync pulse interrupt request occurred in the IPU1.
2	R	0	FUN	FIFO Underflow (auto reset on read).  1 No interrupt request 1 Specifies that an underflow condition occurred in a FIFO. (See SIU_FOU: FIFO Overflow/Underflow, p. 60.)
1	R	0	FOV	FIFO Overflow (auto reset on read).  No interrupt request Specifies that an overflow condition occurred in a FIFO. (See SIU_FOU: FIFO Overflow/Underflow, p. 60.)
0	R	0	WDT	Watchdog Timer to generate signal IRQ (auto reset on read).  No interrupt request Specifies that a timeout condition occurred in VIU_WDT.



#### 4.1.5 HIU\_OCS: Operation Control/Status

I/O Address

27C2h (Primary Map)

0292 (Secondary Map)

Register HIU\_OCS controls the operating mode of the DVP and provides status indicators. HIU\_OCS is shadowed during read cycles by register HIU\_IRQ.

NOTE:

Modifications to registers designated as posted do not affect the operation of the DVP until a post command is issued either manually using bit PMC, or automatically by the SIU. Automatic posting typically occurs between field or frame times.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	FDNE	FFNF	RSVD	SRC	MDE	DPC	MPC	PMC	RS	/D	SR		ΙE	М	

Bit #	Access	Reset	Descrip	otion
15	R	0	RSVD	Reserved (read as '0').
14	R.	0	FDNE	FIFO D Nearly Empty.  1 FIFO D is within 16 pixels of being empty
13	R	0	FFNF	FIFO F Nearly Full.  1 FIFO F is within 16 pixels of being full
12	R	0	RSVD	Reserved (read as '0').
11	R/W	0	SRC	Status Read Select. Specifies register to access during a read cycle.  O Read status from register HIU_OCS  1 Read status from shadow register HIU_IRQ
10	R/W	0	MDE	Master Debug Enable.  O Disable debug support registers HIU_DBG and HIU_DRD  1 Enable access to registers HIU_DBG and HIU_DRD
9	R/W	0	DPC	Display Window Posting Operation Control (auto reset). Enables the register posting mode of the DWU.  O Disable posting  Enable posting (auto reset on post)
8	R/W	0	MPC	Master Posting Control (auto reset). Enables all DVP register posting logic.  O Disable posting 1 Enable posting (auto reset on post)
7	R/W	0	PMC	Posting Mode Control.  O Specifies normal register posting operation (waits for vertical sync)  1 Forces immediate post all registers (DPC, MPC must = '1')
6:5	R/W	0	RSVD	Reserved (read as '0').

Digital Video Processor



Bit #	Access	Reset	Descrip	tion
4	R/W	0	SR	Soft Reset. Causes a soft reset to be performed on all internal units.  All registers are reset to 0, all FIFOs are cleared, and all counters are set to 0. Output signals are not placed in three-state.  O No reset performed  Perform soft reset
3:0	R/W	0000	IEM	Interrupt Enable Mask. Enables interrupt requests. When more than one interrupt source is enabled, the requests are ORed — any source can assert signal IRQ. See Section 4.1.9 on page 29 for additional information on the interrupt system.  0001 Enable counter to generate signal IRQ  0010 Enable watchdog to generate signal IRQ  0100 Enable object buffer termination to generate signal IRQ  1000 Enable FIFO overflow/underflow to generate signal IRQ

### 4.1.6 HIU\_RIN: Register Index

R/W

0h

14:0

I/O Address

27C4 (Primary Map)

0294 (Secondary Map)

RIN

Register HIU\_RIN specifies the index value of the next register to be accessed. An optional control (bit AIC) automatically increments the index address on consecutive read or write cycles.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AIC								RIN							
Bit #	Acc	cess	Reset	Des	scripti	on									
15	R/W	1	0h	- AIC		Autom 0 1	atic Incr Disabl Enabl	le	Control	(index	addres	s).			

Register Index. (0-7FFFh)

CL-PX207 Digital Video Process

## 4.1.7 HIU\_RDT: Register Data Port

I/O Address

27C6 (Primary Map)

0296 (Secondary Map)

 $HIU\_RDT$  is the register data port. Registers are index-mapped to  $HIU\_RDT$  by  $HIU\_RIN$ .

15	14	13	12	11	10	9	8	7	6_	5	4	3	2	1	0
							DI	0							

Bit #	Access	Reset	Descrip	tion
15:0	R/W	0h	DIO	Register Data I/O

## 4.1.8 HIU\_MDT: Memory Data Port

I/O Address

27C8 (Primary Map)

0298 (Secondary Map)

I/O port HIU\_MDT accesses the frame buffer. To maintain data integrity when reading or writing to this port, first check the status of the appropriate FIFO.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							М	10							

Bit #	Access	Reset	Descrip	otion
15:0	R/W	0h	MIO	Memory Data I/O

Digital Video Processor



#### 4.1.9 HIU\_ISU: Interrupt Setup

0001

I/O Address

HIU\_RDT

Index

Register HIU\_ISU specifies the interrupt modes for the IPU1, IPU2, and the OBU. Any interrupt requests generated in the IPU1, IPU2, and OBU must also be enabled through register HIU\_OCS, field IEM.

IPU interrupts are combined with an AND function. If more than one interrupt source is enabled within an IPnS field, all sources must be active before an interrupt request is posted.

The interrupt sources in the OBIS field use an OR function. If more than one interrupt source is selected, any one active source can trigger an interrupt.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD			IP2S			IP1S					OE	318			

Bit #	Access	Reset	Descrip	otion
15:14	R/W	00	RSVD	Reserved (read as '0').
13:11	R/W	000	IP2S	IPU2 Interrupt Select. Specifies the IPU2 line count, field count, and input vertical sync pulse combination required to generate an interrupt request.  001 Interrupt on line count 010 Interrupt on field count 100 Interrupt on vertical sync
10:8	R/W	000	IP1S	IPU1 Interrupt Select. Specifies the IPU1 line count, field count, and input vertical sync pulse combination required to generate an interrupt request.  001 Interrupt on line count 010 Interrupt on field count 100 Interrupt on vertical sync
7:0	R/W	0h	OBIS	Object Buffer Termination Interrupt Request. Specifies the OBU object buffer termination conditions combination required to generate interrupt request signal IRQ.  O1h Object buffer 0 termination O2h Object buffer 1 termination O4h Object buffer 2 termination O8h Object buffer 3 termination O6h Object buffer 4 termination O7h O6bject buffer 5 termination O7h O6bject buffer 5 termination O7h O6bject buffer 7 termination



#### 4.2 VBU: Video Bus Unit

Register	Index	Definition	Posted?	Ref. Section
VIU: Video Inte	rface Unit			4.2.1, p. 30
VIU_MCR1	1000	VIU Master Control V1		4.2.1.1, p. 30
VIU_MCR2	1001	VIU Master Control V2		4.2.1.1, p. 30
VIU_DPC1	1002	Datapath Control, Field 1	POSTED	4.2.1.2, p. 32
VIU_DPC2	1003	Datapath Control, Field 2	POSTED	4.2.1.2, p. 32
VIU_WDT	1004	Watchdog Timer	POSTED	4.2.1.3, p. 33
VIU_TEST	1006	Test Register		4.2.1.4, p. 34
VSU: Video Sy	nc Unit			4.2.2, p. 35
VSU_HSW	1100	Horizontal Sync Width	POSTED	4.2.2.1, p. 35
VSU_HAD	1101	Horizontal Active Delay	POSTED	4.2.2.2, p. 36
VSU_HAP	1102	Horizontal Active Pixels	POSTED	4.2.2.3, p. 36
VSU_HP	1103	Horizontal Period	POSTED	4.2.2.4, p. 36
VSU_VSW	1104	Vertical Sync Width	POSTED	4.2.2.5, p. 37
VSU_VAD	1105	Vertical Active Delay	POSTED	4.2.2.6, p. 37
VSU_VAP	1106	Vertical Active Pixels	POSTED	4.2.2.7, p. 38
VSU_VP	1107	Vertical Period	POSTED	4.2.2.8, p. 38

#### 4.2.1 VIU: Video Interface Unit

## 4.2.1.1 VIU\_MCRp: VIU Master Control

I/O Address

HIU\_RDT

Index

1000 (VIU\_MCR1: VIU Master Control V1)

1001 (VIU\_MCR2: VIU Master Control V2)

Registers VIU\_MCR1 and VIU\_MCR2 specify the functional and I/O characteristics of Video Port Interfaces 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STM	OFP	oss		OVSP	OHSP	OBP	ОВТ	IFP	ISS	IVSP	IHSP	IBP	IBT	10	М



Bit #	Access	Res	Descript	tion
15	R/W	0	STM	Stall Mode (VIU_MCR2 only). 0 Disabled 1 Enabled
14	R/W	0	OFP	Output Video Field Polarity. 0 Normal polarity 1 Inverted polarity
13:12	R/W	00	oss	Output Video Sync Source.  00 VnVS, VnHS, and VnBL input to DVP  01 VnVS, VnHS input to DVP; VnBL output from OPU  10 VnVS, VnHS, and VnBL output from VSU  11 VnVS, VnHS output from VSU, VnBL output from OPU
11	R/W	0	OVSP	Output Video Vertical Sync Polarity. Specifies VnVS polarity when output.  O Active low  Active high
10	R/W	0	OHSP	Output Video Horizontal Sync Polarity. Specifies VnHS polarity when output.  O Active low  1 Active high
9	R/W	0	OBP	Output Video Blank Polarity. Specifies VnBL polarity when output.  O Active low  1 Active high
8	R/W	0	OBT	Output Video Blank Type. Specifies VnBL type when output.  O Horizontal blank  Composite blank
7	R/W	0	IFP	Input Video Field Polarity.  O Active low  1 Active high
6	R/W	0	ISS	Input Video Sync Source.  0 VnVS, VnHS, and VnBL input to DVP  1 VnVS, VnHS, and VnBL output from DVP
5	R/W	0	IVSP	Input Video Vertical Sync Polarity. Specifies VnVS polarity when input.  O Active low  Active high
4	R/W	0	IHSP	Input Video Horizontal Sync Polarity. Specifies VnHS polarity when input.  O Active low  Active high
3	R/W	0	IBP	Input Video Blank Polarity. Specifies VnBL polarity when input.  O Active low  Active high
2	R/W	0	IBT	Input Video Blank Type. Specifies VnBL type when input.  Horizontal blank Composite blank
1:0	R/W	00	ЮМ	V1/V2 Input/Output Mode.  00 Input only 01 Output only 10 Duplex, output on VnPH high 11 Duplex, output on VnPH low





### 4.2.1.2 VIU\_DPCf: Datapath Control

**POSTED** 

I/O Address

HIU\_RDT

Index

1002 (VIU\_DPC1: Datapath Control, Field 1)

1003 (VIU\_DPC2: Datapath Control, Field 2)

Registers VIU\_DPC1 and VIU\_DPC2 specify the flow of stream data and the source of control sync references for the IPU1, the IPU2, and the OPU for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	VD	•		VSUDC			IPU1DC	;		IPU2DC			ODC	

Bit #	Access	Reset	Descrip	tion
15:12	R/W	0000	RSVD	Reserved (read as '0').
11:9	R/W	000	VSUDC	VSU Datapath Control  000 V1 sources clock  001 V1 sources clock, V1PH qualified  010 V2 sources clock  011 V2 sources clock, V2PH qualified  100 MCLK+3 (sequencer clock) timebase  101 MCLK+6 timebase  XXX All other configurations reserved
8:6	R/W	000	IPU1DC	IPU1 Datapath Control. Specifies the source of control sync references and input stream data for the IPU1.  000 V1 sources sync and data  001 V1 sources sync and data, V1PH qualified  010 V2 sources sync and data  011 V2 sources sync and data, V2PH qualified  100 OPU sources data, MCLK+3 HS timebase, VSU sources sync  101 OPU sources data, MCLK+6 HS timebase, VSU sources sync  XXX All other configurations reserved
5:3	R/W	000	IPU2DC	IPU2 Datapath Control. Specifies the source of control sync references and input stream data for the IPU2.  000 V1 sources sync and data 001 V1 sources sync and data, V1PH qualified 010 V2 sources sync and data 011 V2 sources sync and data, V2PH qualified 100 OPU sources data, MCLK+3 HS timebase, VSU sources sync 101 OPU sources data, MCLK+6 HS timebase, VSU sources sync 110 HIU sources data directly to FIFO F, no sync controls 111 Reserved

Digital Video Processor



Bit #	Access	Reset	Descrip	otion
2:0	R/W	000	ODC	OPU Datapath Control. Specifies the source of control sync references and the destination of output stream data from the OPU.  OOU V1 sources sync  OO1 V1 sources sync, V1PH qualified  OO0 V2 sources sync  OO1 V2 sources sync  OO1 V2 sources sync  OO2 SOURCES SYNC  OO3 V2PH qualified  OO3 V3U sources sync, MCLK+3 timebase  OO3 V5U sources sync, MCLK+6 timebase  OO3 V5U sources data directly from FIFO D, no sync controls  OO3 NO SYNC SYNC SYNC SYNC SYNC SYNC SYNC SYNC

## 4.2.1.3 VIU\_WDT: Watchdog Timer

**POSTED** 

I/O Address

HIU\_RDT

Index

1004

Register VIU\_WDT controls watchdog timer operation, and specifies the field toggle mode of the SIU.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	MMS		MFTS		WTE					TMC	TUC		**		

Bit #	Access	Reset	Descript	ion							
15	R/W	0	RSVD	Reserved (read as '0').							
14	R/W	0	MMS	Manual Mode Start. Writing 0, then 1 while MFTS is programmed to 6h initiates a field toggle in manual mode.							
13:11	R/W	000	MFTS	Master Field Toggle Select. Specifies the field toggle mode for the SIU.  The field toggles on the leading edge of vertical sync.  000 Field timing from V1VS input  001 Field timing from V1VS output  010 Field timing from V2VS input  011 Field timing from V2VS output  100 Field timing from watchdog timer  101 Field timing from VSU vertical sync  110 Field timing from manual mode start  111 Reserved							
10	R/W	0	WTE	Watchdog Timer Enable.  O Disable watchdog timer  1 Enable watchdog timer							
9:0	R/W	0h	TMOUT	Timeout. Specifies the watchdog timer interval. The timebase interval is MCLK prescaled by a factor of 49,152 (3 * 214). (0-3FFh)							



### 4.2.1.4 VIU\_TEST: Test Register

I/O Address

HIU\_RDT

Index

1006

VIU\_TEST is a read-only test register for diagnostic use and software debugging. It allows user to monitor conditions between IPU1, IPU2, OPU, and VIU.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
MF	MFID		RSVD		OBIN	ovs	онѕ	OBL	OFID	12VS	12BL	12FID	IIVS	I1BL	11FID		
Bit #	Acc	cess	Reset	Des	scripti	on											
15	R		0	MF		Master Field. Specifies which SIU loop is being executed.  O SIU_MCR, field SI1  SIU_MCR, field SI2											
14	R		0	MF		gle Sele	ect con '1 and l	dition. I PU1 ar	nverted e seled	from s	elected	TU_WD I source inverted	e field II	D. For e	exam-		
13:11	R		000	RS	VD	Reserved.											
10	R		0	ОВ		Blank in from OPU based on the clipping values programmed into registers OPU_XBI1, OPU_XEI1, OPU_YBI1, and OPU_YEI1.									o reg-		
9	R		0	٥٧	S	OPU V	ertical (	Sync.									
8	R		0	ОН	s	OPU H	orizont	al Sync									
7	R		0	ОВ	L	OPU B	lank.										
6	R		0	OF		OPU F				s on OI	PU field	l polarit	y (spec	ified by			
5	R		0	I2V	'S	IPU2 V	ertical	Sync.									
4	R		0	I2B	L	IPU2 B	lank.										
3	R		0	I2F		IPU2 Field ID. Value depends on IPU2 field polarity (specified by IPU2_MCRf, bit FPS).											
2	R		0	l1V	'S	IPU1 V	ertical	Sync.									
1	R		0	I1B	IL.	IPU1 B	lank.										
0	R		0	l1F	ïD	IPU1 F IPU1_				s on IP	U1 field	d polari	ty (spec	ified by	/		







## 4.2.2 VSU: Video Sync Unit

The following sections describe the VSU registers, shown in Figure 4-1 and Figure 4-2.




Figure 4-1. VSU Horizontal Sync Timing




Figure 4-2. VSU Vertical Sync Timing

### 4.2.2.1 VSU\_HSW: Horizontal Sync Width

POSTED

I/O Address

HIU\_RDT

Index

1100

Register VSU\_HSW specifies the width of the horizontal sync pulse generated by the internal sync generator. The timebase is specified by registers VIU\_DPCf, bits IPU1DC and IPU2DC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	<del></del>
				RSVD								HSW			

Bit #	Access	Reset	Description							
15:7	R/W	0h	RSVD	Reserved (read as '0').						
6:0	R/W	0h	HSW	Horizontal Sync Width. (0-7Fh) (20h - 7Fh in loopback mode)						

CL-PX2070
Digital Video Processor

4.2.2.2 VSU\_HAD: Horizontal Active Delay

**POSTED** 

I/O Address

HIU\_RDT

Index

1101

Register VSU\_HAD specifies the delay from the start of the horizontal sync pulse generated by the internal sync generator to the beginning of the horizontal active interval. The timebase is specified by VIU\_DPCf, bits IPU1DC and IPU2DC. VSU\_HAD must equal VSU\_HSW+3 when OPU\_MCRf, bit LSM = 1.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD							HAD								

Bit #	Bit # Access Reset			Description						
15:10	R/W	0h	RSVD	Reserved (read as '0').						
9:0	R/W	0h	HAD	Horizontal Active Delay. (0-3FFh)						

## 4.2.2.3 VSU\_HAP: Horizontal Active Pixels

**POSTED** 

I/O Address

HIU RDT

Index

1102

Register VSU\_HAP specifies the width of the horizontal active interval generated by the internal sync generator. The timebase is input memory clock signal MCLK prescaled by a factor of 3 or 6, as specified by VIU\_DPCf, bits IPU1DC and IPU2DC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								HAP					

Bit #	Access	Reset	Description							
15:11	R/W	0h	RSVD	Reserved (read as '0').						
10:0	R/W	0h	HAP	Horizontal Active Pixels (0-3FFh)						

## 4.2.2.4 VSU\_HP: Horizontal Period

**POSTED** 

I/O Address

HIU\_RDT

Index

1103

Register VSU\_HP specifies the width of the horizontal sync period generated by the internal sync generator. The timebase is input memory clock signal MCLK prescaled by a factor of 3 or 6, as specified by VIU\_DPCf, bits IPU1DC and IPU2DC.



**NOTE:** The number entered in HP must be one less than the desired interval.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RS	VD				<i>``</i>			Н	Р				

Bit #	Acces	s Reset	Descrip	otion
15:10	R/W	0h	RSVD	Reserved (read as '0').
9:0	R/W	0h	HP	Desired Horizontal Period = (0-3FFh) - 1

#### 4.2.2.5 VSU\_VSW: Vertical Sync Width

**POSTED** 

I/O Address

HIU RDT

Index

1104

Register VSU\_VSW specifies the width of the vertical sync pulse generated by the internal sync generator. The time-base is the horizontal sync interval specified by register VSU\_HP.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSVD								VSW			

Bit #	Access	Reset	Descrip	Description						
15:7	R/W	0h	RSVD	Reserved (read as '0').						
6:0	R/W	0h	VSW	Vertical Sync Width (0-7Fh)						

#### 4.2.2.6 VSU\_VAD: Vertical Active Delay

**POSTED** 

I/O Address

HIU RDT

Index

1105

Register VSU\_VAD specifies the delay from the start of the vertical sync pulse generated by the internal sync generator to the beginning of the vertical active interval. The timebase is the horizontal sync interval specified by register VSU\_HP.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						AD.									

Bit #	Access	Reset	Descrip	otion
15:10	R/W	0h	RSVD	Reserved (read as '0').
9:0	R/W	0h	VAD	Vertical Active Delay. (0-3FFh)

July 1993



#### 4.2.2.7 VSU\_VAP: Vertical Active Pixels

**POSTED** 

I/O Address

HIU\_RDT

Index

1106

Register VSU\_VAP specifies the width of the vertical active interval generated by the internal sync generator. The timebase is the horizontal sync interval specified by register VSU\_HP.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								VAP					

Bit #	Access	Reset	Description						
15:11	R/W	0h	RSVD	Reserved (read as '0').					
10:0	R/W	0h	VAP	Vertical Active Pixels. (0-7FFh)					

#### 4.2.2.8 VSU\_VP: Vertical Period

**POSTED** 

I/O Address

HIU\_RDT

Index

1107

Register VSU\_VP specifies the width of the vertical sync period generated by the internal sync generator. The timebase is the horizontal sync interval specified by register VSU\_HP. This register also provides the enable and single sweep controls for the internal sync generator.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SGE	SSE	VFL	RS	VD						VP					

Bit #	Access	Reset	Descrip	tion
15	R/W	0	SGE	Sync Generator Enable. (Enabled when SSE = 1.)  1 Another single sweep occurs (SGE resets to '0' at the end of the sweep)
14	R/W	0	SSE	Single Sweep Enable. Enables single sweep mode.  O SGE ignored  1 SGE enabled
13	R/W	0	VFL	Video Field Lock.  No field lock  Field-locks (synchronizes) VSU to the incoming field of the video source selected as the master in register VIU_WDT, bit MFTS; allows an internal process that may run much faster to remain in sync with an incoming stream.
12	R/W	0000	RSVD	Reserved (read as '0').
9:0	R/W	0h	VP	Vertical Active Count. (0-7FFh)





### 4.3 VPU: Video Processor Unit

Name	Index	Definition (	Posted?	Ref. Section
VPU Global Cor	ntrol			4.3.1, p. 44
VPU_MCR	2000	VPU Master Control	POSTED	4.3.1.1, p. 44
IPU1: Input Pro	cessor Unit	1		4.3.2, p. 45
IPU1_PIX	2100	Pixel Count		4.3.2.1, p. 45
IPU1_LIC	2101	Line Count		4.3.2.2, p. 45
IPU1_FLC	2102	Field Count		4.3.2.3, p. 46
IPU1_LIR	2103	Line Count Interrupt Request		4.3.2.4, p. 46
IPU1_FIR	2104	Field Count Interrupt Request		4.3.2.5, p. 46
IPU1_LRB	2200	LUT RAM Base Address	-	4.3.2.6, p. 47
IPU1_LRD	2201	LUT RAM Data		4.3.2.7, p. 47
IPU1_MCR1	3000	IPU1 Master Control, Field 1	POSTED	4.3.2.8, p. 48
IPU1_XBF1	3001	X Begin Fraction, Field 1	POSTED	4.3.2.9, p. 49
IPU1_XBI1	3002	X Begin Integer, Field 1	POSTED	4.3.2.9, p. 49
IPU1_XEI1	3003	X End Integer, Field 1	POSTED	4.3.2.10, p. 50
IPU1_XSF1	3004	X Shrink Fraction, Field 1	POSTED	4.3.2.11, p. 50
IPU1_XSI1	3005	X Shrink Integer, Field 1	POSTED	4.3.2.11, p. 50
IPU1_YBF1	3006	Y Begin Fraction, Field 1	POSTED	4.3.2.12, p. 51
IPU1_YBI1	3007	Y Begin Integer, Field 1	POSTED	4.3.2.12, p. 51
IPU1_YEI1	3008	Y End Integer, Field 1	POSTED	4.3.2.13, p. 51
IPU1_YSF1	3009	Y Shrink Fraction, Field 1	POSTED	4.3.2.14, p. 52
IPU1_YSI1	300a	Y Shrink Integer, Field 1	POSTED	4.3.2.14, p. 52
IPU1_KFC1	300b	Key Function Code, Field 1	POSTED	4.3.2.15, p. 52
IPU1_MMY1	300c	Chroma Key Y/R Max/Min, Field 1	POSTED	4.3.2.16, p. 53
IPU1_MMU1	300d	Chroma Key U/G Max/Min, Field 1	POSTED	4.3.2.16, p. 53
IPU1_MMV1	300e	Chroma Key V/B Max/Min, Field 1	POSTED	4.3.2.16, p. 53
IPU1_MCR2	3100	IPU1 Master Control, Field 2	POSTED	4.3.2.8, p. 48
IPU1_XBF2	3101	X Begin Fraction, Field 2	POSTED	4.3.2.9, p. 49
IPU1_XBI2	3102	X Begin Integer, Field 2	POSTED	4.3.2.9, p. 49



# 4.3 VPU: Video Processor Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
IPU1_XEI2	3103	X End Integer, Field 2	POSTED	4.3.2.10, p. 50
IPU1_XSF2	3104	X Shrink Fraction, Field 2	POSTED	4.3.2.11, p. 50
IPU1_XSI2	3105	X Shrink Integer, Field 2	POSTED	4.3.2.11, p. 50
IPU1_YBF2	3106	Y Begin Fraction, Field 2	POSTED	4.3.2.12, p. 51
IPU1_YBI2	3107	Y Begin Integer, Field 2	POSTED	4.3.2.12, p. 51
IPU1_YEI2	3108	Y End Integer, Field 2	POSTED	4.3.2.13, p. 51
IPU1_YSF2	3109	Y Shrink Fraction, Field 2	POSTED	4.3.2.14, p. 52
IPU1_YSI2	310a	Y Shrink Integer, Field 2	POSTED	4.3.2.14, p. 52
IPU1_KFC2	310b	Key Function Code, Field 2	POSTED	4.3.2.15, p. 52
IPU1_MMY2	310c	Chroma Key Y/R Max/Min, Field 2	POSTED	4.3.2.16, p. 53
IPU1_MMU2	310d	Chroma Key U/G Max/Min, Field 2	POSTED	4.3.2.16, p. 53
IPU1_MMV2	310e	Chroma Key V/B Max/Min, Field 2	POSTED	4.3.2.16, p. 53
IPU2: Input Pro	cessor Unit	2		4.3.3, p. 54
IPU2_PIX	2300	Pixel Count		4.3.3.1, p. 54
IPU2_LIC	2301	Line Count		4.3.3.2, p. 54
IPU2_FLC	2302	Field Count		4.3.3.3, p. 54
IPU2_LIR	2303	Line Count Interrupt Request		4.3.3.4, p. 55
IPU2_FIR	2304	Field Count Interrupt Request		4.3.3.5, p. 55
IPU2_MCR1	3200	IPU2 Master Control, Field 1	POSTED	4.3.3.6, p. 56
IPU2_XBI1	3202	X Begin Integer, Field 1	POSTED	4.3.3.7, p. 56
IPU2_XEI1	3203	X End Integer, Field 1	POSTED	4.3.3.8, p. 57
IPU2_YBI1	3207	Y Begin Integer, Field 1	POSTED	4.3.3.9, p. 57
IPU2_YEI1	3208	Y End Integer, Field 1	POSTED	4.3.3.10, p. 58
IPU2_MCR2	3300	IPU2 Master Control, Field 2	POSTED	4.3.3.6, p. 56
IPU2_XBI2	3302	X Begin Integer, Field 2	POSTED	4.3.3.7, p. 56
IPU2_XEI2	3303	X End Integer, Field 2	POSTED	4.3.3.8, p. 57
IPU2_YBI2	3307	Y Begin Integer, Field 2	POSTED	4.3.3.9, p. 57
IPU2_YEI2	3308	Y End Integer, Field 2	POSTED	4.3.3.10, p. 58



## 4.3 VPU: Video Processor Unit (cont.)

Name	Index	<b>Definition</b>	Posted?	Ref. Section
SIU: Sequencer	Instruction	Unit		4.3.4, p. 58
SIU_MCR	2800	SIU Master Control	_	4.3.4.1, p. 58
SIU_FCS	2801	FIFO Control/Status		4.3.4.2, p. 59
SIU_FOU	2802	FIFO Overflow/Underflow	<u> </u>	4.3.4.3, p. 60
SIU_FAR	4001	FIFO Auto Reset		4.3.4.5, p. 62
SIU0_SIM	2e00	Sequencer Instruction Memory 0		4.3.4.4, p. 61
SIU1_SIM	2e01	Sequencer Instruction Memory 1		4.3.4.4, p. 61
SIU2_SIM	2e02	Sequencer Instruction Memory 2		4.3.4.4, p. 61
SIU3_SIM	2e03	Sequencer Instruction Memory 3		4.3.4.4, p. 61
SIU4_SIM	2e04	Sequencer Instruction Memory 4	<del>-</del>	4.3.4.4, p. 61
SIU5_SIM	2e05	Sequencer Instruction Memory 5		4.3.4.4, p. 61
SIU6_SIM	2e06	Sequencer Instruction Memory 6	_	4.3.4.4, p. 61
SIU7_SIM	2e07	Sequencer Instruction Memory 7	<del></del>	4.3.4.4, p. 61
SIU8_SIM	2e08	Sequencer Instruction Memory 8	_	4.3.4.4, p. 61
SIU9_SIM	2e09	Sequencer Instruction Memory 9		4.3.4.4, p. 61
SIU10_SIM	2e0a	Sequencer Instruction Memory 10		4.3.4.4, p. 61
SIU11_SIM	2e0b	Sequencer Instruction Memory 11	_	4.3.4.4, p. 61
SIU12_SIM	2e0c	Sequencer Instruction Memory 12		4.3.4.4, p. 61
SIU13_SIM	2e0d	Sequencer Instruction Memory 13		4.3.4.4, p. 61
SIU14_SIM	2e0e	Sequencer Instruction Memory 14	_	4.3.4.4, p. 61
SIU15_SIM	2e0f	Sequencer Instruction Memory 15		4.3.4.4, p. 61
SIU16_SIM	2e10	Sequencer Instruction Memory 16		4.3.4.4, p. 61
SIU17_SIM	2e11	Sequencer Instruction Memory 17		4.3.4.4, p. 61
SIU18_SIM	2e12	Sequencer Instruction Memory 18		4.3.4.4, p. 61
SIU19_SIM	2e13	Sequencer Instruction Memory 19		4.3.4.4, p. 61
SIU20_SIM	2e14	Sequencer Instruction Memory 20		4.3.4.4, p. 61
SIU21_SIM	2e15	Sequencer Instruction Memory 21		4.3.4.4, p. 61
SIU22_SIM	2e16	Sequencer Instruction Memory 22	***************************************	4.3.4.4, p. 61
SIU23_SIM	2e17	Sequencer Instruction Memory 23		4.3.4.4, p. 61



## 4.3 VPU: Video Processor Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
SIU24_SIM	2e18	Sequencer Instruction Memory 24	_	4.3.4.4, p. 61
SIU25_SIM	2e19	Sequencer Instruction Memory 25		4.3.4.4, p. 61
SIU26_SIM	2e1a	Sequencer Instruction Memory 26		4.3.4.4, p. 61
SIU27_SIM	2e1b	Sequencer Instruction Memory 27		4.3.4.4, p. 61
SIU28_SIM	2e1c	Sequencer Instruction Memory 28		4.3.4.4, p. 61
SIU29_SIM	2e1d	Sequencer Instruction Memory 29		4.3.4.4, p. 61
SIU30_SIM	2e1e	Sequencer Instruction Memory 30		4.3.4.4, p. 61
SIU31_SIM	2e1f	Sequencer Instruction Memory 31		4.3.4.4, p. 61
ALU: Arithmeti	c and Logic	Unit		4.3.4.5, p. 62
ALU_MCR1	2900	ALU Master Control, Field 1	POSTED	4.3.5.1, p. 62
ALU_MCR2	2901	ALU Master Control, Field 2	POSTED	4.3.5.1, p. 62
ALU_TOP	2902	Tag Operation	POSTED	4.3.5.2, p. 64
ALU_AV	2903	Alpha Value	POSTED	4.3.5.3, p. 64
ALU_LOPY	2904	Logic Operation Channel Y	POSTED	4.3.5.4, p. 65
ALU_LOPU	2905	Logic Operation Channel U	POSTED	4.3.5.4, p. 65
ALU_LOPV	2906	Logic Operation Channel V	POSTED	4.3.5.4, p. 65
ALU_CAY	2907	Constant A, Channel Y	POSTED	4.3.5.5, p. 65
ALU_CAU	2908	Constant A, Channel U	POSTED	4.3.5.5, p. 65
ALU_CAV	2909	Constant A, Channel V	POSTED	4.3.5.5, p. 65
ALU_CBY	290a	Constant B, Channel Y	POSTED	4.3.5.6, p. 66
ALU_CBU	290b	Constant B, Channel U	POSTED	4.3.5.6, p. 66
ALU_CBV	290c	Constant B, Channel V	POSTED	4.3.5.6, p. 66
ALU_CCY	290d	Constant C, Channel Y	POSTED	4.3.5.7, p. 66
ALU_CCU	290e	Constant C, Channel U	POSTED	4.3.5.7, p. 66
ALU_CCV	290f	Constant C, Channel V	POSTED	4.3.5.7, p. 66



July 1993



## 4.3 VPU: Video Processor Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
OPU: Output Pr	rocessing Ur	nit		4.3.6, p. 67
OPU_MCR1	2a00	OPU Master Control, Field 1	POSTED	4.3.6.1, p. 67
OPU_XBI1	2a02	X Begin Integer, Field 1	POSTED	4.3.6.2, p. 68
OPU_XEI1	2a03	X End Integer, Field 1	POSTED	4.3.6.3, p. 68
OPU_YBI1	2a07	Y Begin Integer, Field 1	POSTED	4.3.6.4, p. 69
OPU_YEI1	2a08	Y End Integer, Field 1	POSTED	4.3.6.5, p. 69
OPU_MCR2	2b00	OPU Master Control, Field 2	POSTED	4.3.6.1, p. 67
OPU_XBI2	2b02	X Begin Integer, Field 2	POSTED	4.3.6.2, p. 68
OPU_XEI2	2b03	X End Integer, Field 2	POSTED	4.3.6.3, p. 68
OPU_YBI2	2b07	Y Begin Integer, Field 2	POSTED	4.3.6.4, p. 69
OPU_YEI2	2b08	Y End Integer, Field 2	POSTED	4.3.6.5, p. 69



# 4.3.1 VPU Global Control

4.3.1.1 VPU\_MCR: VPU Master Control

**POSTED** 

I/O Address

HIU\_RDT 2000

Index

Register VPU\_MCR controls the operation of the IPU1, the IPU2, and the OPU for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD		ALUE		OPI	SS			IP2	FSS			IP1	FSS	

Bit #	Access	Reset	Descrip	tion
15:13	R/W	0h	RSVD	Reserved (read as '0').
12	R/W	0	ALUE	ALU Enable.  0 Disable ALU operation  1 Enable ALU operation
11:8	R/ <b>W</b>	0000	OPFSS	OPU Field Sync Select. Enables OPU operation, specifies field synchronization and processing.  O000 Disable OPU operation  O001 Start OPU on next field, both fields processed  O010 Start OPU on field 1, single field processed  O011 Start OPU on field 1, both fields processed  O100 Start OPU on field 2, single field processed  O101 Start OPU on field 2, both fields processed
7:4	R/W	0000	IP2FSS	IPU2 Field Sync Select. Enables IPU2 operation, specifies field synchronization and processing.  O000 Disable IPU2 operation  O001 Start IPU2 on next field, both fields processed  O010 Start IPU2 on field 1, single field processed  O011 Start IPU2 on field 1, both fields processed  O100 Start IPU2 on field 2, single field processed  O101 Start IPU2 on field 2, both fields processed
3:0	R/W	0000	IP1FSS	IPU1 Field Sync Select. Enables IPU1 operation, specifies field synchronization and processing.  O000 Disable IPU1 operation  O001 Start IPU1 on next field, both fields processed  O010 Start IPU1 on field 1, single field processed  O011 Start IPU1 on field 1, both fields processed  O100 Start IPU1 on field 2, single field processed  O101 Start IPU1 on field 2, both fields processed

Digital Video Processor



4.3.2 IPU1: Input Processor Unit 1

4.3.2.1 IPU1\_PIX: Pixel Count

I/O Address

HIU\_RDT

Index

2100

Register IPU1\_PIX is a read-only register that reads back the value of the current 11-bit pixel counter.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								PC					

Bit #	Access	Reset	Descrip	otion
15:11	R	0h	RSVD	Reserved (read as '0').
10:0	R	0h	PC	Pixel Count current line. Automatically resets to '0' at the beginning of each line. (0-7FFh)

#### 4.3.2.2 IPU1\_LIC: Line Count

I/O Address

HIU\_RDT

Index

2101

Register IPU1\_LIC is a read-only register of the current 11-bit line count.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								LC					

Bit #	Access	Reset	Descrip	otion
15:11	R	0h	RSVD	Reserved (read as '0').
10:0	R	0h	LC	Line Count current field. Automatically resets to '0' at the beginning of each field. (0-7FFh)

4.3.2.3 IPU1\_FLC: Field Count

I/O Address

HIU\_RDT

Index

2102

Register IPU1\_FLC returns the current 15-bit field count on read.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD					-			FC							

Bit #	Access	Reset	Descrip	tion
15	R	0h	RSVD	Reserved (read as '0').
14:0	R	0h	FC	Field Count. Resets to '0' when IPU1_FIR, bit FCE = '0.'

#### 4.3.2.4 IPU1\_LIR: Line Count Interrupt Request

I/O Address

HIU\_RDT

Index

2103

Register IPU1\_LIR generates an interrupt request when the 11-bit value in field IRLC is equal to the value in IPU1\_LIC, bit LC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								IRLC					, ,

Bit #	Access	Reset	Descrip	Description						
15:11	R/W	0h	RSVD	Reserved (read as '0').						
10:0	R/W	0h	IRLC	Interrupt Request Line Count (0-7FFh)						

#### 4.3.2.5 IPU1\_FIR: Field Count Interrupt Request

I/O Address

HIU\_RDT

Index

2104

Register IPU1\_FIR generates an interrupt request when the 15-bit value in field IRFC is equal to the value in IPU1\_FLC, field FC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FCE								IRFC							



Bit #	Access	Reset	Descri	otion
15	R/W	0h	FCE	Field Count; Enable.  O Disable field count  1 Enable field count
14:0	R/W	0h	IRFC	Interrupt Request Field Count.

#### 4.3.2.6 IPU1\_LRB: LUT RAM Base Address

I/O Address

HIU\_RDT

Index

2200

Register IPU1\_LRB preloads the 8-bit LUT RAM address counter and initializes the channel pointer to the YR channel. The channel pointer automatically advances to the next channel after each LUT RAM access, and address counter automatically increments after accessing the CrB channel. LUT RAM elements are accessed in the following order: YR[LRB+0], CbG[LRB+0], CrB[LRB+0], YR[LRB+1], CbG[LRB+1], CrB[LRB+1], etc.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD							LF	₹B			

Bit #	Access	Reset	Descrip	otion
15:8	R/W	0h	RSVD	Reserved (read as '0').
7:0	R/W	0h	LRB	LUT RAM Base Address. Specifies the 8-bit address generator pre-load value. (0-FFh)

#### 4.3.2.7 IPU1\_LRD: LUT RAM Data

I/O Address

HIU\_RDT


Index

2201

Register IPU1\_LRD is the bidirectional data port to the storage elements of the three-channel LUT RAM.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD							LI	RD.			

Bit #	Access	Reset	Descrip	otion
15:8	R/W	0h	RSVD	Reserved (read as '0').
7:0	R/W	0h	LRD	LUT RAM Data. Data written to this field transfers to the current LUT RAM element (R, G, B); data to be read from the current LUT RAM element appears in this field. (0-FFh)



Digital Video Processor



# 4.3.2.8 IPU1\_MCRf: IPU1 Master Control

**POSTED** 

I/O Address

HIU\_RDT

Index

3000 (IPU1\_MCR1: IPU1 Master Control, Field 1)

3100 (IPU1\_MCR2: IPU1 Master Control, Field 2)

Registers IPU1\_MCR1 and IPU1\_MCR2 control the operation of the IPU1 for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FPS	IM	PSE	CSCE	LE	YSP	0[	T		0	F			11	F	

Bit #	Access	Reset	Descrip	otion							
15	R/W	0	FPS	Field Polarity Select. Controls the polarity of the field ID signal supplies to the Window Clipping and XY Scaler.  O Normal polarity  Invert polarity							
14	R/W	0	IM	Interlace Mode. Specifies the input stream as interlaced or progressive-scan (non-interlaced) data.  O Progressive-scan input  Interlaced input							
13	R/W	0	PSE	X Prescaler Enable. 0 Bypass prescaler 1 Enable 0.5x prescaler							
12	R/W	0	CSCE	Color Space Converter Enable.  0 Bypass Color Space Converter  1 Enable Color Space Converter							
11	R/W	0	LE	LUT Enable. 0 Bypass LUT RAM 1 Enable LUT RAM							
10	R/W	0	YSP	Y Scaling Path. Enables or disables the special Y Scaling Path Mode.  O Enable IPU1 Y scaling  1 Disable IPU1 Y scaling (ALU performs Y scaling)							
9:8	R/W	00	ODT	Output Data Tag. Controls input selection of Input Tag Unit tag mux.  O Pass tag unchanged  O Set tag to field ID  O Set tag to inverse chroma key tag  Set tag to chroma key tag							
7:4	R/W	0000	OF	Output Data Stream Format.  0000 YCbCr 4:2:2 non-tagged data  0001 YCbCr 4:2:2 tagged data  1000 RGB 5:6:5 non-tagged data  1001 RGB 1:5:5:5 tagged data  1010 RGB 8:8:8 non-tagged data  1011 RGB 1:8:8:8 tagged data  1110 RGB 3:3:2 non-tagged data  XXXX All other configurations reserved							





Bit #	Access	Reset	Descr	ription
3:0	R/W	0000	IF	Input Data Stream Format.  O000 YCbCr 4:2:2 non-tagged data  O001 YCbCr 4:2:2 tagged data  O010 YCbCr 4:1:1 non-tagged data  1000 RGB 5:6:5 non-tagged data  1001 RGB 1:5:5:5 tagged data  1110 Pseudo color (indirect color mapping via IPU1 LUT)  XXXX All other configurations reserved

#### 4.3.2.9 IPU1\_XBnf: X Begin

**POSTED** 

I/O Address

HIU\_RDT

Access Reset

Index

Bit#

3001 (IPU1\_XBF1: X Begin Fraction, Field 1)

3101 (IPU1\_XBF2: X Begin Fraction, Field 2)

3002 (IPU1\_XBI1: X Begin Integer, Field 1)

Description

3102 (IPU1\_XBI2: X End Integer, Field 2)

Registers IPU1\_XBnf specify the 11.3 format X begin value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BF								RSVD						
		RSVD								ВІ					

IPU1_X	BFf: X Be	gin Fract	ion Index	
15:13	R/W	0h	BF	Begin X Column Fractional Index. Specifies the 3-bit fractional portion of the 11.3 format X begin value. Allows the virtual left boundary of the post-scaled window to be aligned between pixels of the pre-scaled window for fields 1 and 2. (0-7h)

# 12:0 R/W 0h RSVD Reserved (read as '0').

#### IPU1\_XEIf: X Begin Integer Index

15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	BI	Begin X Column Integer Index. Specifies the 11-bit integer portion of the 11.3 format X begin value. Defines the left boundary of the prescaling window for fields 1 and 2. All video to the left of this boundary is clipped and is not used to generate the scaled window. (0-7FFh)

4.3.2.10 IPU1\_XEIf: X End

**POSTED** 

I/O Address

HIU\_RDT

Index

3003 (IPU1\_XEI1: X End Integer, Field 1)

3103 (IPU1\_XEI2: X End Integer, Field 2)

Registers IPU1\_XEI1 and IPU1\_XEI2 specify the 11-bit X end value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								EI					

Bit#	Access	Reset	Descrip	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	El	X End Column Integer Index. Specifies the 11-bit X end value. (0-7FFh)

#### 4.3.2.11 IPU1\_XSnf: X Shrink

**POSTED** 

I/O Address

HIU\_RDT

Index

3004 (IPU1\_XSF1: X Shrink Fraction, Field 1)

3005 (IPU1\_XSI1: X Shrink Integer, Field 1) 3104 (IPU1\_XSF2: X Shrink Fraction, Field 2) 3105 (IPU1\_XSI2: X Shrink Integer, Field 2)

Registers IPU1\_XSnf specify the 6.10 format X shrink value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				S	F							RS	VD		
	RSVD											9			

Bit #	Access	Reset	Descrip	otion
IPU1_X	SFf: X Shri	nk Fractio	n	
15:5	R/W	0h	SF	X Shrink Fraction. Specifies the 10-bit fractional portion of the 6.10 format X shrink value. (0-3FFh)
4:0	R/W	0h	RSVD	Reserved (read as '0').
IPU1_X	(SIf: X Shrin	ık Integer		(
15:6	R/W	0h	RSVD	Reserved (read as '0').
5:0	R/W	0h	SI	X Shrink Integer. Specifies the 4-bit integer portion of the 4.10 format X shrink value. (0-Fh)
	·			

Digital Video Processor



#### 4.3.2.12 IPU1\_YBnf: Y Begin

**POSTED** 

I/O Address

HIU\_RDT

Index

3006 (IPU1\_YBF1: Y Begin Fraction, Field 1)

3007 (IPU1\_YBI1: Y Begin Integer, Field 1)

3106 (IPU1\_YBF2: Y Begin Fraction, Field 2) 3107 (IPU1\_YBI2: Y Begin Integer, Field 2)

Registers IPU1\_YBnf specify the 11.3 format Y begin value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BF								RSVD						
		RSVD								ВІ					

Bit #	Access	Reset	Descri	otion
IPU1_Y	BFf: Y Beg	in Fractio	n Index	
15:13	R/W	0h	BF	Begin Y Row Fractional Index. Specifies the 3-bit fractional portion of the 11.3 format Y begin value. Allows the virtual top row of the post- scaled window to be aligned between rows of the pre-scaled window for fields 1 and 2. (0-7h)
12:0	R/W	0h	RSVD	Reserved (read as '0').
IPU1_Y	Blf: Y Begi	n Integer	Index	
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	ВІ	Begin Y Row Integer Index. Specifies the 11-bit integer portion of the 11.3 format Y begin value. Defines the top edge of the pre-scaling window for fields 1 and 2. All video above this boundary is clipped and does not become part of the scaled window. (0-7FFh)

#### 4.3.2.13 IPU1\_YEIf: Y End

**POSTED** 

I/O Address

HIU\_RDT

Index

3008 (IPU1\_YEI1: Y End Integer, Field 1)

3108 (IPU1\_YEI2: Y End Integer, Field 2)

Registers IPU1\_YEI1 and IPU1\_YEI2 specify the 11-bit Y end value for fields 1 and 2.

1	5 14	13		12	11	10	9	8	7	6	5	4	3	2	1	0
		RSV	D								EI					

Bit #	Access	Reset	Description										
15:11	R/W	0h	RSVD	Reserved (read as '0').									
10:0	R/W	0h	El	End Y Row Integer Index. Specifies the 11-bit Y end value. (0-7FFh)									





#### 4.3.2.14 IPU1\_YSnf: Y Shrink

**POSTED** 

I/O Address

HIU\_RDT

Index

3009 (IPU1\_YSF1: Y Shrink Fraction, Field 1)

300a (IPU1\_YSI1: Y Shrink Integer, Field 1)

3109 (IPU1\_YSF2: Y Shrink Fraction, Field 2) 310a (IPU1\_YSI2: Y Shrink Integer, Field 2)

Registers IPU1\_YSnf specify the 4.10 format Y shrink value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				S	F							RS	VD		
	RSVD											5	SI		

Bit #	Access	Reset	Descrip	otion
IPU1_Y	'SFf: Y Shri	nk Fractio	on	
15:6	R/W	0h	SF	Y Shrink Fraction. Specifies the 10-bit fractional portion of the 4:10 format Y shrink value. (0-3FFh)
5:0	R/W	0h	RSVD	Reserved (read as '0').
IPU1_Y	'Slf: Y Shrir	ık Integer		
15:6	R/W	0h	RSVD	Reserved (read as '0').
5:0	R/W	0h	SI	Y Shrink Integer. Specifies the 4-bit integer portion of the 4.10 format Y shrink value. (0-Fh)

#### 4.3.2.15 IPU1\_KFCf: Key Function Code

**POSTED** 

I/O Address

HIU\_RDT

Index

300b (IPU1\_KFC1: Key Function Code, Field 1) 310b (IPU1\_KFC2: Key Function Code, Field 2)

Registers IPU1\_KFC1 and IPU1\_KFC2 specify the tag values used by the key function code multiplexers for fields 1 and 2 in the tag unit, allowing a match on any combination of YUV to trigger a tag.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS								KE'	YFC			

Bit #	Access	Reset	Descrip	tion			
15:8	R/W	0h	RSVD	Reserved (read a	s '0').		
7:0	R/W	0h	KEYFC	•			values uşed by the in range.) (0-FFh)
				YUV	YUV	YUV	YUV
				000 = KEYFC0 001 = KEYFC1	010 = KEYFC2 011 = KEYFC3	100 = KEYFC4 101 = KEYFC5	110 = KEYFC6 111 = KEYFC7

July 1993

Digital Video Processor



#### 4.3.2.16 IPU1\_MMxf: Chroma Key Max/Min

**POSTED** 

I/O Address

HIU\_RDT

Index

300c (IPU1\_MMY1: Chroma Key Y/R<sup>3</sup>Max/Min, Field 1) 300d (IPU1\_MMU1: Chroma Key U/G Max/Min, Field 1) 300e (IPU1\_MMV1: Chroma Key V/B Max/Min, Field 1) 310c (IPU1\_MMY2: Chroma Key Y/R Max/Min, Field 2) 310d (IPU1\_MMU2: Chroma Key U/G Max/Min, Field 2) 310e (IPU1\_MMV2: Chroma Key V/B Max/Min, Field 2)

Registers IPU1\_MMxf specify the maximum and minimum 8-bit chroma key comparator values used by the Input Tag Unit for fields 1 and 2. These values are used for each of three 8-bit input channels for both fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			YRM	MAX							YRI	MIN			
			UGI	MAX							UG	MIN			
			VBN	VAX							VBI	MIN			

Bit #	Access	Reset	Descrip	tion
IPU1_N	IMYf: Key Y	/R Maxim	num/Minim	JM
15:8	R/W	0h	YRMAX	Key Y/R Maximum. Specifies the upper threshold for the 8-bit Y/R channel comparator. (0-FFh)
7:0	R/W	0h	YRMIN	Key Y/R Minimum. Specifies the lower threshold for the 8-bit Y/R channel channel comparator. (0-FFh)
IPU1_N	IMUf: Key L	J/G Maxin	num/Minim	um
15:8	R/W	0h	UGMAX	Key U/G Maximum. Specifies the upper threshold for the 8-bit Cb/G channel comparator. (0-FFh)
7:0	R/W	0h	UGMIN	Key U/G Minimum. Specifies the lower threshold for the 8-bit Cb/G channel comparator. (0-FFh)
IPU1_N	1MVf: Key V	//B Maxin	num/Minim	um
15:8	R/W	0h	VBMAX	Key V/B Maximum. Specifies the upper threshold for the 8-bit Cr/B channel comparator. (0-FFh)
7:0	R/W	0h	VBMIN	Key V/B Minimum. Specifies the lower threshold for the 8-bit Cr/B channel comparator. (0-FFh)



4.3.3 IPU2: Input Processing Unit 2

4.3.3.1 IPU2\_PIX: Pixel Count

I/O Address

HIU\_RDT

Index

2300

Register IPU2\_PIX is a read-only register that specifies the current 11-bit pixel count.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								PC					

Bit #	Access	Reset	Descrip	tion
15:11	R	0h	RSVD	Reserved (read as '0').
10:0	R	0h	PC	Pixel Count current line. Automatically resets to '0' at the beginning of each line. (0-7FFh)

#### 4.3.3.2 IPU2\_LIC: Line Count

I/O Address

HIU\_RDT

Index

2301

Register IPU2\_LIC is a read-only register that specifies the current 11-bit line count.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								LC					

Bit #	Access	Reset	Descrip	otion
14:11	R	0h	RSVD	Reserved (read as '0').
10:0	R	0h	LC	Line Count current field. Automatically resets to '0' at the beginning of each field. (0-7FFh)

#### 4.3.3.3 IPU2\_FLC: Field Count

I/O Address

HIU\_RDT

Index

2302


Read-only register IPU2\_FLC returns the current 15-bit field count.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD								FC							

Bit #	Access	Reset	Descrip	otion
15	R	0h	RSVD	Reserved (read as '0').
14:0	R	0h	FC	Field count.







Digital Video Processor



#### 4.3.3.4 IPU2\_LIR: Line Count Interrupt Request

I/O Address

HIU\_RDT

Index

2303

Register IPU2\_LIR specifies an 11-bit line count value that generates an interrupt request when equal to the realtime line count value in register IPU2\_LIC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								IRLC					

Bit #	Accesis	Reset	Descrip	tion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	IRLC	Interrupt Request Line Count. (0-7FFh)

#### 4.3.3.5 IPU2\_FIR: Field Count Interrupt Request

I/O Address

HIU\_RDT

Index

2304

Register IPU2\_FIR specifies a 16-bit field count value that generates an interrupt request when equal to the realtime field count value in register IPU2\_FLC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FCE								IRFC							

Bit #	Access	Reset	Descri	ption
15	R/W	0	FCE	Field Count Enable.  1 Enable field count  0 Disable field count
14:0	R/W	0h	IRFC	Interrupt Request Field Count.



4.3.3.6 IPU2\_MCRf: IPU2 Master Control

**POSTED** 

I/O Address

HIU RDT

Index

3200 (IPU2\_MCR1: IPU2 Master Control, Field 1) 3300 (IPU2\_MCR2: IPU2 Master Control, Field 2)

Registers IPU2\_MCR1 and IPU2\_MCR2 control the operation of the IPU2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FPS	IM	PSE							RSVD						

Bit#	Access	Reset	t Description						
15	R/W	0h	FPS	Field Polarity Select. Controls the polarity of the field ID signal supplied to the XY Window Clipping subunit.  Normal polarity  Invert polarity					
14	R/W	0h	IM	Interlace Mode. Specifies the input stream as interlaced or non-interlaced (progressive-scan) data.  O Progressive-scan input  Interlaced input					
13	R/W	0h	PSE	Prescaler Enable. Enables or disables the operation of the Prescaler.  O Bypass Prescaler  1 Enable 0.5x Prescaler					
12:0	R/W	0h	RSVD	Reserved (read as '0').					

#### 4.3.3.7 IPU2\_XBIf: X Begin

**POSTED** 

I/O Address

HIU\_RDT

Index

3202 (IPU2\_XBI1: X Begin Integer, Field 1)

3302 (IPU2\_XBI2: X Begin Integer, Field 2)

Registers IPU2\_XBI1 and IPU2\_XBI2 specify the 11-bit X begin value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								ВІ					

Bit#	Access	Reset	Descrip	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	ВІ	Begin X Column Integer Index. Specifies the 11-bit integer portion of the 11.0 format X begin value. (0-7FFh)

Digital Video Processor



#### 4.3.3.8 IPU2\_XEI1: X End

**POSTED** 

I/O Address

HIU\_RDT

Index

3203 (IPU2\_XEI1: X End Integer, Field 1)

3303 (IPU2\_XEI2: X End Integer, Field 2)

Registers IPU2\_XEI1 and IPU2\_XEI2 specify the 11-bit X end value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								EI					

Bit #	Access	Reset	Descrip	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	EI	End X Column Integer Index. Specifies the 11-bit X end value. (0-7FFh)

#### 4.3.3.9 IPU2\_YBIf: Y Begin

POSTED

I/O Address Index

HIU\_RDT

3207 (IPU2\_YBI1: Y Begin Integer, Field 1)

3307 (IPU2\_YBI2: Y Begin Integer, Field 2)

Registers IPU2\_YBI1 and IPU2\_YBI2 specify the 11-bit Y begin value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								ВІ					

Bit #	Access	Reset	Descri	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	ВІ	Begin Y Row Integer Index. Specifies the 11-bit integer portion of the 11-bit Y begin value. (0-7FFh)



#### 4.3.3.10 IPU2\_YEIf: Y End

**POSTED** 

I/O Address

HIU RDT

Index

3208 (IPU2\_YEI1: Y End Integer, Field 1)

3308 (IPU2\_YEI2: Y End Integer, Field 2)

Registers IPU2\_YEI1 and IPU2\_YEI2 specify the 11-bit Y end value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								EI					

Bit #	Access	Reset	Descrip	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	El	End Y Row Integer Index. Specifies the 11-bit Y end value. (0-7FFh)

#### 4.3.4 SIU: Sequencer Instruction Unit

#### 4.3.4.1 SIU\_MCR: SIU Master Control

I/O Address

HIU\_RDT

Index

2800

Register SIU\_MCR controls the operation of the SIU for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RS	۷D	S	E	F	T			SI2					SI1		

Bit#	Access	Reset	set Description									
15:14	R/W	0h	RSVD	Reserved (read as '0').								
13:12	R/W	00	SE	Sequencer Enable. Enables the operation of the SIU.  OO SIU disabled  10 SIU enabled, start on SI1  11 SIU enabled, start on SI2								
11:10	R/W	00	FT	Field Toggle. Specifies the field toggle mode and the association of the start index values to a field.  O No field toggle  O1 SI1 and SI2 toggle on vertical sync; no field association  Tield 1 associated to SI1, fields 1 and 2 toggle on vertical sync  Field 1 associated to SI2, fields 1 and 2 toggle on vertical sync								
9:5	R/W	0h	SI2	Start Index 2. Specifies the 5-bit sequencer instruction Start Index 2. (0-1Fh)								
4:0	R/W	0h	SI1	Start Index 1. Specifies the 5-bit sequencer instruction Start Index 1. (0-1Fh)								

Digital Video Processor



#### 4.3.4.2 SIU\_FCS: FIFO Control/Status

I/O Address

HIU\_RDT

Index

2801

Register SIU\_FCS is a special read/write register that provides realtime access to the full and empty flags from FIFOs A-G. All flags are active high.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RS	VD	FGF	FGE	FFF	FFE	FEF	FEE	FDF	FDE	FCF	FCE	FBF	FBE	FAF	FAE

Bit #	Access	Reset	Descri	ption	
15:14	R/W	0h	RSVD	Reserved (read as '0').	
13	R	0h	FGF	FIFO G Full Flag	
12	R/W	0h	FGE	FIFO G Empty Flag	_
11	R	0h	FFF	FIFO F Full Flag	<del>-</del>
10	R/W	0h	FFE	FIFO F Empty Flag	For all FIFO Full flags (odd bits 13:1):
9	R	0h	FEF	FIFO E Full Flag	<ul><li>0 Enables FIFO</li><li>1 Resets FIFO</li></ul>
8	R/W	0h	FEE	FIFO E Empty Flag	_
7	R	0h	FDF	FIFO D Full Flag	_
6	R/W	0h	FDE	FIFO D Empty Flag	_
5	R	0h	FCF	FIFO C Full Flag	For all FIFO Empty flags (even bits 12:0):
4	R/W	0h	FCE	FIFO C Empty Flag	1 FIFO is empty
3	R	0h	FBF	FIFO B Full Flag	-
2	R/W	0h	FBE	FIFO B Empty Flag	_
1	R	0h	FAF	FIFO A Full Flag	_
0	R/W	0h	FAE	FIFO A Empty Flag	_



#### 4.3.4.3 SIU\_FOU: FIFO Overflow/Underflow

I/O Address

HIU\_RDT

Index

2802

Register SIU\_FOU is a read-only register that provides realtime access to the overflow and underflow flags from FIFOs A-G.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RS	VD	FGO	FGU	FFO	FFU	FEO	FEU	FDO	FDU	FCO	FCU	FBO	FBU	FAO	FAU

Bit #	Access	Reset	Descrip	otion	
15:14	R	0h	RSVD	Reserved (read as '0').	
13	R	0h	FGO	FIFO G Overflow Flag	
12	R	0h	FGU	FIFO G Underflow Flag	
11	R	0h	FFO	FIFO F Overflow Flag	
10	R	0h	FFU	FIFO F Underflow Flag	For all FIFO Overflow flags
9	R	0h	FEO	FIFO E Overflow Flag	(odd bits 13:1): 0 Resets FIFO
8	R	0h	FEU	FIFO E Underflow Flag	1 FIFO overflow
7	R	0h	FDO	FIFO D Overflow Flag	
6	R	0h	FDU	FIFO D Underflow Flag	
5	R	0h	FCO	FIFO C Overflow Flag	For all FIFO Underflow flags
4	R	0h	FCU	FIFO C Underflow Flag	(even bits 12:0):
3	R	0h	FBO	FIFO B Overflow Flag	0 Resets FIFO 1 FIFO underflow
2	R	0h	FBU	FIFO B Underflow Flag	
1	R	0h	FAO	FIFO A Overflow Flag	
0	R	0h	FAU	FIFO A Underflow Flag	

60



# 4.3.4.4 SIUs\_SIM: Sequencer Instruction Memory

HIU_RDT			
2e00 (SIU0_SIM)	2e08 (SIU8_SIM)	2e10 (SIU16_SIM)	2e18 (SIU24_SIM)
2e01 (SIU1_SIM)	2e09 (SIU9_SIM)	2e11 (SIU17_SI <b>M</b> )	2e19 (SIU25_SIM)
2e02 (SIU2_SIM)	2e0a (SIU10_SIM)	2e12 (SIU18_SI <b>M</b> )	2e1a (SIU26_SIM)
2e03 (SIU3_SIM)	2e0b (SIU11_SIM)	2e13 (SIU19_SI <b>M</b> )	2e1b (SIU27_SIM)
2e04 (SIU4_SIM)	2e0c (SIU12_SIM)	2e14 (SIU20_SI <b>M</b> )	2e1c (SIU28_SIM)
2e05 (SIU5_SIM)	2e0d (SIU13_SIM)	2e15 (SIU21_SI <b>M</b> )	2e1d (SIU29_SIM)
2e06 (SIU6_SIM)	2e0e (SIU14_SIM)	2e16 (SIU22_SI <b>M</b> )	2e1e (SIU30_SIM)
2e07 (SIU7_SIM)	2e0f (SIU15_SIM)	2e17 (SIU23_SIM)	2e1f (SIU31_SIM)
	2e00 (SIU0_SIM) 2e01 (SIU1_SIM) 2e02 (SIU2_SIM) 2e03 (SIU3_SIM) 2e04 (SIU4_SIM) 2e05 (SIU5_SIM) 2e06 (SIU6_SIM)	2e00 (SIU0_SIM)       2e08 (SIU8₂SIM)         2e01 (SIU1_SIM)       2e09 (SIU9_SIM)         2e02 (SIU2_SIM)       2e0a (SIU10_SIM)         2e03 (SIU3_SIM)       2e0b (SIU11_SIM)         2e04 (SIU4_SIM)       2e0c (SIU12_SIM)         2e05 (SIU5_SIM)       2e0d (SIU13_SIM)         2e06 (SIU6_SIM)       2e0e (SIU14_SIM)	2e00 (SIU0_SIM)       2e08 (SIU8_SIM)       2e10 (SIU16_SIM)         2e01 (SIU1_SIM)       2e09 (SIU9_SIM)       2e11 (SIU17_SIM)         2e02 (SIU2_SIM)       2e0a (SIU10_SIM)       2e12 (SIU18_SIM)         2e03 (SIU3_SIM)       2e0b (SIU11_SIM)       2e13 (SIU19_SIM)         2e04 (SIU4_SIM)       2e0c (SIU12_SIM)       2e14 (SIU20_SIM)         2e05 (SIU5_SIM)       2e0d (SIU13_SIM)       2e15 (SIU21_SIM)         2e06 (SIU6_SIM)       2e0e (SIU14_SIM)       2e16 (SIU22_SIM)

The 32 identical registers SIUs\_SIM store the instruction sequence for fields 1 and 2.

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD			OTN			EP		F	A			OE	3A	

Bit #	Access	Reset	Descrip	otion
15:14	R/W	0h	RSVD	Reserved (read as '0').
13:9	R/W	0h	OTN	Offset to Next Instruction. Specifies the signed, 5-bit displacement to the next instruction to execute. (0-1Fh)
8	R/W	0	EP	Exit Point. Identifies the current instruction as the exit point when the field toggle condition is detected.  O Normal fall-through instruction  1 Exit point instruction
7:4	R/W	0000	FA	FIFO Association. Associates a FIFO with the current instruction.  0000 FIFO G  0001 FIFO F  0010 FIFO E  0011 FIFO A  0100 FIFO B  0101 FIFO C  0110 FIFO D  XXXX All other configurations reserved
3:0	R/W	0000	OBA	Object Buffer Association. Associates an object buffer with the current instruction (see field FA).  0000 Object buffer 0  0001 Object buffer 1  0010 Object buffer 2  0011 Object buffer 3  0100 Object buffer 4  0101 Object buffer 5  0110 Object buffer 6  0111 Object buffer 7



#### 4.3.4.5 SIU\_FAR: FIFO Auto Reset

I/O Address

HIU\_RDT

Index

4001

Register SIU\_FAR controls whether SIU FIFOs F and G are automatically reset (cleared) on the vertical sync from the video source designated as master in register VIU\_WDT, bit MFTS.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSVD					FGR	FFR			RSVD		

Bit #	Access	Reset	Descrip	tion
15:7	R/W	0h	RSVD	Reserved (read as '0').
6	R/W	0	FGR	FIFO G Reset. Reset FIFO G on the vertical sync master in register VIU_WDT, bit MFTS.  0 no auto reset  1 clear FIFO G on vertical sync.
5	R/W	0	FFR	FIFO F Reset. Reset FIFO F on the vertical sync master in register VIU_WDT, bit MFTS.  0 no auto reset  1 clear FIFO F on vertical sync.
4:0	R/W	0h	RSVD	Reserved (read as '0').

#### 4.3.5 ALU: Arithmetic and Logic Unit

#### 4.3.5.1 ALU\_MCRf: ALU Master Control

I/O Address

HIU\_RDT

Index

2900 (ALU\_MCR1: ALU Master Control, Field 1)

2901 (ALU\_MCR2: ALU Master Control, Field 2)

Registers ALU\_MCR1 and ALU\_MCR2 specify the ALU operating mode for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GBM	Т	F		A	OP			UT	UO	UT	VC	UT	OPCS	OPBS	OPAS

Bit #	Access	Reset	Description								
15	R/W	00	GBM	Three-operand Bit Mask selecting tag source.  Bit per bit mask — bit n in FIFO C will mask bit n of the pixel currently operated on (from FIFO A or B) by the ALU  Bit per pixel mask — bit n in FIFO C will mask pixel n from FIFO A or B							





Bit #	Access	Reset	Descrip	tion
14:13	R/W	0000	TF	Tag Format. Specifies both the input and output stream tag formats.  No tag  Tagged 4:2:2 YCbCr data  Tagged 5:5:5 RGB data  Tagged 8:8:8 RGB data
12:9	R/W	00	AOP	Arithmetic Operation Select.  0000 Alpha mix using alpha register (dA + (1-d)B)  0001 Alpha mix using operand C (cA + (1-c)B)  0010 Operand A + Operand B  0011 Operand A - Operand B  0100 (Operand A - Operand B) / 2  0101 Reconstruct field from operands A and B  0110 Four frame interpolate from operands A and B  XXXX All other configurations are reserved; results are unpredictable
8:7	R/W	00	YOUT	Y Output Source Select.  O Source output from logical unit  O Source output from arithmetic unit  Source output based on control tag  Enable arithmetic out based on tag
6:5	R/W	00	UOUT	U Output Source Select.  O Source output from logical unit  O Source output from arithmetic unit  Source output based on control tag  Enable arithmetic out based on tag
4:3	R/W	0	VOUT	V output Source Select.  O Source output from logical unit  O Source output from arithmetic unit  Source output based on control tag  Enable arithmetic out based on tag
2	R/W	0	OPCS	Operand C Source Select.  O Operand sourced from constant register  Operand sourced from FIFO
1	R/W	0	OPBS	Operand B Source Select.  O Operand sourced from constant register  Operand sourced from FIFO
0	R/W	0	OPAS	Operand A Source Select.  O Operand sourced from constant register  Operand sourced from FIFO



### 4.3.5.2 ALU\_TOP: Tag Operation

I/O Address

HIU\_RDT

Index

2902

Register ALU\_TOP specifies the control and output tag multiplexer operation codes.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			C	ГС							0.	тс			

Bit #	Access	Reset	Descri	ption
15:8	R/W	0h	СТС	Control Tag Code. (0-FFh)
7:0	R/W	0h	отс	Output Tag Code. (0-FFh)

#### 4.3.5.3 ALU\_AV: Alpha Value

I/O Address

HIU\_RDT

Index

2903

Register ALU\_AV specifies the alpha mix constant.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD							Α	V			

Bit #	Access	Reset	Descrip	otion
15:8	R/W	0h	RSVD	Reserved (read as '0').
7:0	R/W	0h	AV	Alpha Value. (0-FFh)



Digital Video Processor



#### 4.3.5.4 ALU\_LOPx: Logic Operation

I/O Address

HIU\_RDT

Index

2904 (ALU\_LOPY: Logic Operation Channel Y) 2905 (ALU\_LOPU: Logic Operation Channel U)

2906 (ALU\_LOPV: Logic Operation Channel V)

Registers ALU\_LOPY, ALU\_LOPU, and ALU\_LOPV specify the constant values for logical multiplexers A, B, and C, respectively.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ML	OP							

Bit #	Access	Reset	Descrip	otion
15:0	R/W	0h	MLOP	Multiplexor Logical Operation.

#### 4.3.5.5 ALU\_CAx: Constant A

I/O Address

HIU\_RDT

Index

2907 (ALU\_CAY: Constant A, Channel Y)

2908 (ALU\_CAU: Constant A, Channel U) 2909 (ALU\_CAV: Constant A, Channel V)

See also:

ALU\_MCRf: ALU Master Control, p. 62

Registers ALU\_CAY, ALU\_CAU, and ALU\_CAV specify the constant values for Operand A, based on the value of register ALU\_MCRf, field OPAS.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD							CC	N			
			RSVD							CC	N				

Bit #	Access	Reset	Descrip	tion
15:9	R/W	0h	RSVD	Reserved (read as '0').
8	R/W	0h	TAG	Tag. (ALU_CAU and ALU_CAV only) Specifies the constant tag bit to insert in the input stream. (0-1h)
7:0	R/W	0h	CON	Constant. Specifies the constant 8-bit value to use in place of the real-time input stream channel for operand A. (0-FFh)



4.3.5.6 ALU\_CBx: Constant B

I/O Address

HIU\_RDT

Index

290a (ALU\_CBY: Constant B, Channel Y)

290b (ALU\_CBU: Constant B, Channel U) 290c (ALU\_CBV: Constant B, Channel V)

See also:

ALU\_MCRf: ALU Master Control, p. 62

Registers ALU\_CBY, ALU\_CBU, and ALU\_CBV specify the constant values for Operand B, based on the value of register ALU\_MCRf, field OPBS.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD							CC	ON			
			RSVD							CC	N				

Bit#	Access	Reset	Descrip	otion
15:9	R/W	0h	RSVD	Reserved (read as '0').
8	R/W	0h	TAG	Tag. (ALU_CBU and ALU_CBV only) Specifies the constant tag bit to insert in the input stream. (0-1h)
7:0	R/W	0h	CON	Constant. Specifies the constant 8-bit value to use in place of the real-time input stream channel for operand B. (0-FFh)

#### 4.3.5.7 ALU\_CCx: Constant C

I/O Address

HIU RDT

Index

290d (ALU\_CCY: Constant C, Channel Y)

290e (ALU\_CCU: Constant C, Channel U) 290f (ALU\_CCV: Constant C, Channel V)

See also:

ALU\_MCRf: ALU Master Control, p. 62

Registers ALU\_CCY, ALU\_CCU, and ALU\_CCV specify the constant values for Operand C, based on the value of register ALU\_MCRf, field OPCS.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD							CC	ON			
			RSVD							CC	N				

Bit #	Access	Reset	Descrip	otion
15:9	R/W	0h	RSVD	Reserved (read as '0').
8	R/W	0h	TAG	Tag. (ALU_CCU and ALU_CCV only) Specifies the constant tag bit to insert in the input stream. (0-1h)





Bit #	Access	Reset	Descri	ption
7:0	R/W	0h	CON	Constant. Specifies the constant 8-bit value to use in place of the real-time input stream channel for operand C. (0-FFh)

#### 4.3.6 OPU: Output Processing Unit

#### 4.3.6.1 OPU\_MCRf: OPU Master Control

**POSTED** 

I/O Address HIU\_RDT

Index 2a00 (OPU\_MCR1: OPU Master Control, Field 2b00 (OPU\_MCR2: OPU Master Control, Field

Registers OPU\_MCR1 and OPU\_MCR2 control the operation of the OPU for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FPS	IM	ZE	RS	VD	LSM			RS	VD				11	F	

Bit #	Access	Reset	Descrip	otion
15	R/W	0	FPS	Field Polarity Select. Controls the polarity of the field ID signal supplied to the OPU Window Clipping Unit.  Normal polarity Invert polarity
14	R/W	0	IM	Interlace Mode. Specifies the input stream as interlaced or non-interlaced data.  O Progressive scan input  Interlaced input
13	R/W	0	ZE	Zoom Enable. Enables or disables the operation of the 2:1 X zoom subunit. Only affects source object size.  O Disable zoom  1 Enable 2X zoom
12:11	R/W	0h	RSVD	Reserved (read as '0').
10	R/W	0	LSM	Line Start Mode.  O Active line starts on horizontal blank inactive  1 Active line starts on horizontal sync inactive  (VSU_HAD must = VSU_HSW+3 in loopback mode.)
9:4	R/W	0h	RSVD	Reserved (read as '0').
3:0	R/W	0000	IF	Input Data Format. Specifies the format of the input data stream.  0000 YCbCr 4:2:2 non-tagged data  0001 YCbCr 4:2:2 tagged data  1000 RGB 5:6:5 non-tagged data  1001 RGB 5:5:5 tagged data  1110 RGB 3:3:2 non-tagged data (non-zoom mode only)



4.3.6.2 OPU\_XBI1: X Begin

**POSTED** 

I/O Address

HIU\_RDT

Index

2a02 (OPU\_XBI1: X Begin Integer, Field 1) 2b02 (OPU\_XBI2: X Begin Integer, Field 2)

Registers OPU\_XBI1 and OPU\_XBI2 specify the 11-bit X begin value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								ВІ					

Bit #	Access	Reset	Description								
15:11	R/W	0h	RSVD	Reserved (read as '0').							
10:0	R/W	0h	BI	Begin X Column Integer Index. Specifies the 11-bit integer portion of the 11-bit X begin value. (0-7FFh)							

#### 4.3.6.3 OPU\_XEIf: X End

**POSTED** 

I/O Address

HIU\_RDT

Index

2a03 (OPU\_XEI1: X End Integer, Field 1)

2b03 (OPU\_XEI2: X End Integer, Field 2)

Registers OPU\_XEI1 and OPU\_XEI2 specify the 11-bit X end value for fields 1 and 2.

15	14	13	12	11	10	9	8	7 .	6	5	4	3	2	1	0
		RSVD								EI				,	

Bit #	Acces	s Reset	Description									
15:11	R/W	Oh	RSVD	Reserved (read as '0').								
10:0	0:0 R/W 0h El			End X Column Integer Index. Specifies the 11-bit X end value. (0-7FFh)								

Digital Video Processor



#### 4.3.6.4 OPU\_YBIf: Y Begin

**POSTED** 

I/O Address

HIU\_RDT

Index

2a07 (OPU\_YBI1: Y Begin Integer, Field 1)

2b07 (OPU\_YBI2: Y Begin Integer, Field 2)

Registers OPU\_YBI1 and OPU\_YBI2 specify the 11-bit Y begin value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD				· · · · · · · · · · · · · · · · · · ·				BI					

Bit #	Access	Reset	Description								
15:11	R/W	0h	RSVD	Reserved (read as '0').							
10:0	R/W	0h	BI	Begin Y Row Integer Index. Specifies the 11-bit integer portion of the 11-bit Y begin value. (0-7FFh)							

#### 4.3.6.5 OPU\_YEIf: Y End

**POSTED** 

I/O Address

HIU RDT

Index

2a08 (OPU\_YEI1: Y End Integer, Field 1)

2b08 (OPU\_YEI2: Y End Integer, Field 2)

Registers OPU\_YEI1 and OPU\_YEI2 specify the 11-bit Y end value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								EI					

Bit #	Access	Reset	Descrip	Description									
15:11	R/W	0h	RSVD	Reserved (read as '0').									
10:0	R/W	0h	EI	End Y Row Integer Index. Specifies the 11-bit Y end value. (0-7FFh)									



#### 4.3.7 RFU: Reference Frame Unit

Name	Index	Definition	Posted?	Ref. Section				
MMU: Memory Management Unit								
MMU_MCR	4000	MMU Master Control	POSTED	4.3.8.1, p. 73				
OBU: Object Bu	ıffer Unit		4.3.9, p. 74					
OBU0_MCR	4800	Object Buffer 0 Master Control	POSTED	4.3.9.1, p. 74				
OBU0_RFX	4801	Object Buffer 0 Reference Frame X Size	POSTED	4.3.9.2, p. 75				
OBU0_LSL	4802	Object Buffer 0 Linear Start Address Low	POSTED	4.3.10, p. 76				
OBU0_LSH	4803	Object Buffer 0 Linear Start Address High	POSTED	4.3.10, p. 76				
OBU0_BSX	4804	Object Buffer 0 X Size	POSTED	4.3.10.1, p. 77				
OBU0_BSY	4805	Object Buffer 0 Y Size	POSTED	4.3.10.1, p. 77				
OBU0_DEC	4806	Object Buffer 0 Decimate Control	POSTED	4.3.10.2, p. 78				
OBU1_MCR	4810	Object Buffer 1 Master Control	POSTED	4.3.9.1, p. 74				
OBU1_RFX	4811	Object Buffer 1 Reference Frame X Size	POSTED	4.3.9.2, p. 75				
OBU1_LSL	4812	Object Buffer 1 Linear Start Address Low	POSTED	4.3.10, p. 76				
OBU1_LSH	4813	Object Buffer 1 Linear Start Address High	POSTED	4.3.10, p. 76				
OBU1_BSX	4814	Object Buffer 1 X Size	POSTED	4.3.10.1, p. 77				
OBU1_BSY	4815	Object Buffer 1 Y Size	POSTED	4.3.10.1, p. 77				
OBU1_DEC	4816	Object Buffer 1 Decimate Control	POSTED	4.3.10.2, p. 78				
OBU2_MCR	4820	Object Buffer 2 Master Control	POSTED	4.3.9.1, p. 74				
OBU2_RFX	4821	Object Buffer 2 Reference Frame X Size	POSTED	4.3.9.2, p. 75				
OBU2_LSL	4822	Object Buffer 2 Linear Start Address Low	POSTED	4.3.10, p. 76				
OBU2_LSH	4823	Object Buffer 2 Linear Start Address High	POSTED	4.3.10, p. 76				
OBU2_BSX	4824	Object Buffer 2 X Size	POSTED	4.3.10.1, p. 77				
OBU2_BSY	4825	Object Buffer 2 Y Size	POSTED	4.3.10.1, p. 77				
OBU2_DEC	4826	Object Buffer 2 Decimate Control	POSTED	4.3.10.2, p. 78				
OBU3_MCR	4830	Object Buffer 3 Master Control	POSTED	4.3.9.1, p. 74				
OBU3_RFX	4831	Object Buffer 3 Reference Frame X Size	POSTED	4.3.9.2, p. 75				
OBU3_LSL	4832	Object Buffer 3 Linear Start Address Low	POSTED	4.3.10, p. 76				
OBU3_LSH	4833	Object Buffer 3 Linear Start Address High	POSTED	4.3.10, p. 76				



### 4.3.7 RFU: Reference Frame Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
OBU3_BSX	4834	Object Buffer 3 X Size	POSTED	4.3.10.1, p. 77
OBU3_BSY	4835	Object Buffer 3 Y Size	POSTED	4.3.10.1, p. 77
OBU3_DEC	4836	Object Buffer 3 Decimate Control	POSTED	4.3.10.2, p. 78
OBU4_MCR	4840	Object Buffer 4 Master Control	POSTED	4.3.9.1, p. 74
OBU4_RFX	4841	Object Buffer 4 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU4_LSL	4842	Object Buffer 4 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU4_LSH	4843	Object Buffer 4 Linear Start Address High	POSTED	4.3.10, p. 76
OBU4_BSX	4844	Object Buffer 4 X Size	POSTED	4.3.10.1, p. 77
OBU4_BSY	4845	Object Buffer 4 Y Size	POSTED	4.3.10.1, p. 77
OBU4_DEC	4846	Object Buffer 4 Decimate Control	POSTED	4.3.10.2, p. 78
OBU5_MCR	4850	Object Buffer 5 Master Control	POSTED	4.3.9.1, p. 74
OBU5_RFX	4851	Object Buffer 5 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU5_LSL	4852	Object Buffer 5 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU5_LSH	4853	Object Buffer 5 Linear Start Address High	POSTED	4.3.10, p. 76
OBU5_BSX	4854	Object Buffer 5 X Size	POSTED	4.3.10.1, p. 77
OBU5_BSY	4855	Object Buffer 5 Y Size	POSTED	4.3.10.1, p. 77
OBU5_DEC	4856	Object Buffer 5 Decimate Control	POSTED	4.3.10.2, p. 78
OBU6_MCR	4860	Object Buffer 6 Master Control	POSTED	4.3.9.1, p. 74
OBU6_RFX	4861	Object Buffer 6 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU6_LSL	4862	Object Buffer 6 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU6_LSH	4863	Object Buffer 6 Linear Start Address High	POSTED	4.3.10, p. 76
OBU6_BSX	4864	Object Buffer 6 X Size	POSTED	4.3.10.1, p. 77
OBU6_BSY	4865	Object Buffer 6 Y Size	POSTED	4.3.10.1, p. 77
OBU6_DEC	4866	Object Buffer 6 Decimate Control	POSTED	4.3.10.2, p. 78
OBU7_MCR	4870	Object Buffer 7 Master Control	POSTED	4.3.9.1, p. 74
OBU7_RFX	4871	Object Buffer 7 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU7_LSL	4872	Object Buffer 7 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU7_LSH	4873	Object Buffer 7 Linear Start Address High	POSTED	4.3.10, p. 76
OBU7_BSX	4874	Object Buffer 7 X Size	POSTED	4.3.10.1, p. 77



#### 4.3.7 RFU: Reference Frame Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
OBU7_BSY	4875	Object Buffer 7 Y Size	POSTED	4.3.10.1, p. 77
OBU7_DEC	4876	Object Buffer 7 Decimate Control	POSTED	4.3.10.2, p. 78
DWU: Display Window Unit			POSTED	4.3.11, p. 78
DWU_MCR	4100	Display Window Master Control	POSTED	4.3.11.1, p. 78
DWU_HCR	4101	Display Window Horizontal Control	POSTED	4.3.11.2, p. 80
DWU0_DZF	4400	Display Window 0 Zoom Factor	POSTED	4.3.11.3, p. 81
DWU0_RFX	4401	Display Window 0 Reference Frame X Size	POSTED	4.3.11.4, p. 81
DWU0_LSL	4402	Display Window 0 LSA Low	POSTED	4.3.11.5, p. 82
DWU0_LSH	4403	Display Window 0 LSA High	POSTED	4.3.11.5, p. 82
DWU0_WSX	4404	Display Window 0 X Size	POSTED	4.3.11.6, p. 82
DWU0_WSY	4405	Display Window 0 Y Size	POSTED	4.3.11.6, p. 82
DWU0_DSX	4406	Display Window 0 X Start	POSTED	4.3.11.7, p. 83
DWU0_DSY	4407	Display Window 0 Y Start	POSTED	4.3.11.7, p. 83
DWU1_DZF	4410	Display Window 1 Zoom Factor	POSTED	4.3.11.3, p. 81
DWU1_RFX	4411	Display Window 1 Reference Frame X Size	POSTED	4.3.11.4, p. 81
DWU1_LSL	4412	Display Window 1 LSA Low	POSTED	4.3.11.5, p. 82
DWU1_LSH	4413	Display Window 1 LSA High	POSTED	4.3.11.5, p. 82
DWU1_WSX	4414	Display Window 1 X Size	POSTED	4.3.11.6, p. 82
DWU1_WSY	4415	Display Window 1 Y Size	POSTED	4.3.11.6, p. 82
DWU1_DSX	4416	Display Window 1 X Start	POSTED	4.3.11.7, p. 83
DWU1_DSY	4417	Display Window 1 Y Start	POSTED	4.3.11.7, p. 83
DWU2_DZF	4420	Display Window 2 Zoom Factor	POSTED	4.3.11.3, p. 81
DWU2_RFX	4421	Display Window 2 Reference Frame X Size	POSTED	4.3.11.4, p. 81
DWU2_LSL	4422	Display Window 2 LSA Low	POSTED	4.3.11.5, p. 82
DWU2_LSH	4423	Display Window 2 LSA High	POSTED	4.3.11.5, p. 82
DWU2_WSX	4424	Display Window 2 X Size	POSTED	4.3.11.6, p. 82
DWU2_WSY	4425	Display Window 2 Y Size	POSTED	4.3.11.6, p. 82
DWU2_DSX	4426	Display Window 2 X Start	POSTED	4.3.11.7, p. 83

Digital Video Processor



#### 4.3.7 RFU: Reference Frame Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
DWU2_DSY	4427	Display Window 2 Y Start	POSTED	4.3.11.7, p. 83
DWU3_DZF	4430	Display Window 3 Zoom Factor	POSTED	4.3.11.3, p. 81
DWU3_RFX	4431	Display Window 3 Reference Frame X Size	POSTED	4.3.11.4, p. 81
DWU3_LSL	4432	Display Window 3 LSA Low	POSTED	4.3.11.5, p. 82
DWU3_LSH	4433	Display Window 3 LSA High	POSTED	4.3.11.5, p. 82
DWU3_WSX	4434	Display Window 3 X Size	POSTED	4.3.11.6, p. 82
DWU3_WSY	4435	Display Window 3 Y Size	POSTED	4.3.11.6, p. 82
DWU3_DSX	4436	Display Window 3 X Start	POSTED	4.3.11.7, p. 83
DWU3_DSY	4437	Display Window 3 Y Start	POSTED	4.3.11.7, p. 83

#### 4.3.8 MMU: Memory Management Unit

## 4.3.8.1 MMU\_MCR: MMU Master Control

I/O Address HIU\_RDT HIDEN HIDE

Register MMU\_MCR specifies the characteristics of the frame buffer used by the DVP.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD											FBD		FE	3C	

Bit #	Access	Reset	Descrip	otion
15:5	R/W	0h	RSVD	Reserved (read as '0').
4	R/W	0	FBD	Frame Buffer Data Bus Width. 0 16-bit 1 32-bit
3:0	R/W	0000	FBC	Frame Buffer Memory Device Address Configuration.  0000 64K  0001 128K  0010 256K  0011 1 M



4.3.9 OBU: Object Buffer Unit

#### 4.3.9.1 OBUo\_MCR: Object Buffer Master Control

**POSTED** 

Index

I/O Address

HIU\_RDT

4800 (OBU0\_MCR: Object Buffer 0 Master Control)

4810 (OBU1\_MCR: Object Buffer 1 Master Control)

4820 (OBU2\_MCR: Object Buffer 2 Master Control)

4830 (OBU3\_MCR: Object Buffer 3 Master Control)

4840 (OBU4\_MCR: Object Buffer 4 Master Control)

4850 (OBU5\_MCR: Object Buffer 5 Master Control)

4860 (OBU6\_MCR: Object Buffer 6 Master Control)

4870 (OBU7\_MCR: Object Buffer 7 Master Control)

The eight identical registers OBUo\_MCR control the operation of the eight object buffers.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD		LME	CME	FL		OF	PM		SSM	YBDC			FA	

Bit #	Access	Reset	Descrip	otion
15:13	R/W	000	RSVD	Reserved (read as '0').
12	R/W		LME	Luminance Mask Enable. Specifies whether the MSB of a 16-bit input stream (typically the Y channel of YCbCr data) is written to the object buffer or masked.  O Enable luminance data update (MSB written to object buffer)  1 Disable luminance data update (MSB masked)
11	R/W	0	CME	Chrominance Mask Enable. Specifies whether the LSB of a 16-bit input stream (typically the CbCr channel of YCbCr data) is written to the object buffer or masked.  O Enable chrominance data update (LSB written to object buffer)  1 Disable chrominance data update (LSB masked)
10	R/W	0	FL	Field Lock. Field-locks the object to the video source selected as the master in register VIU_WDT, bit MFTS.  O not field locked  1 field locked
9:6	R/W	Oh	ОРМ	Operation Mode. Enables operation of the object buffer and specifies the synchronization and addressing modes.  O000 Disable OBU line  O001 Enable OBU; lock to IPU1, address generation locked to IPU1 (bit FL must = 1)  O100 Enable OBU; independent, interlaced addresses, start on line 1  O101 Enable OBU; independent, interlaced addresses, start on line 2  1100 Enable OBU; independent, normal addresses  1101 Enable OBU; independent, line replicate addresses (on read)  1110 Enable OBU; independent, block mode addresses (8 x 8 blocks, OBU0 only)  1111 Enable 16 x 8 blocks, OBU0 only  XXXX All other configurations reserved.

Digital Video Processor



Bit #	Access	Reset	Descrip	tion
5	R/W	0	SSM	Single Sweep Mode.  0 Disable single sweep mode 1 Enable single sweep mode (reset OPM to 00000 after one field)
4	R/W	0	YBDC	Y BLT Direction Control. Specifies whether the Y address counter is incremented or decremented after each line.  BLT to decreasing memory addresses  BLT to increasing memory addresses
3	R/W	0	XBDC	X BLT Direction Control. Specifies whether the X address counter is incremented or decremented after each line.     BLT to decreasing memory addresses     BLT to increasing memory addresses
2:0	R/W	000	FA	FIFO Association. Specifies whether the stream written into the object buffer is to be copied to one of the output FIFOs.  OOO No FIFO copy OO1 Copy object buffer to FIFO A during write O10 Copy object buffer to FIFO B during write O11 Copy object buffer to FIFO C during write 100 Copy object buffer to FIFO D during write XXX All other configurations reserved

#### 4.3.9.2 OBUo\_RFX: Object Buffer Reference Frame Size

POSTED

I/O Address

I/O Address

HIU\_RDT

4801 (OBU0\_RFX: Object Buffer 0 Reference Frame X Size)

4811 (OBU1\_RFX: Object Buffer 1 Reference Frame X Size)
4821 (OBU2\_RFX: Object Buffer 2 Reference Frame X Size)

4831 (OBU3\_RFX: Object Buffer 3 Reference Frame X Size)

4841 (OBU4\_RFX: Object Buffer 4 Reference Frame X Size)

4851 (OBU5\_RFX: Object Buffer 5 Reference Frame X Size)

4861 (OBU6\_RFX: Object Buffer 6 Reference Frame X Size)

4871 (OBU7\_RFX: Object Buffer 7 Reference Frame X Size)

The eight identical registers OBUo\_RFX specify, for each of the eight object buffers, the 11-bit width (in pixels) of the reference frame containing the object buffer.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD										RFX					

Bit #	Access	Reset	Descrip	etion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	RFX	Reference Frame X size (0-7FFh)



#### 4.3.10 OBUo LSb: Object Buffer Linear Start Address

**POSTED** 

I/O Address Index

HIU RDT

4802 (OBU0\_LSL: Object Buffer 0 Linear Start Address Low) 4812 (OBU1\_LSL: Object Buffer 1 Linear Start Address Low)

4822 (OBU2\_LSL: Object Buffer 2 Linear Start Address Low)

4832 (OBU3\_LSL: Object Buffer 3 Linear Start Address Low)

4842 (OBU4\_LSL: Object Buffer 4 Linear Start Address Low)

4852 (OBU5\_LSL: Object Buffer 5 Linear Start Address Low)

4862 (OBU6\_LSL: Object Buffer 6 Linear Start Address Low)

4872 (OBU7\_LSL: Object Buffer 7 Linear Start Address Low)

4803 (OBU0\_LSH: Object Buffer 0 Linear Start Address High)

4813 (OBU1\_LSH: Object Buffer 1 Linear Start Address High)

4823 (OBU2\_LSH: Object Buffer 2 Linear Start Address High)

4833 (OBU3\_LSH: Object Buffer 3 Linear Start Address High)

4843 (OBU4\_LSH: Object Buffer 4 Linear Start Address High)

4853 (OBU5\_LSH: Object Buffer 5 Linear Start Address High)

4863 (OBU6\_LSH: Object Buffer 6 Linear Start Address High)

4873 (OBU7\_LSH: Object Buffer 7 Linear Start Address High)

Registers OBUo\_LSL and OBUo\_LSH specify the 23-bit linear starting address of the object buffer.

15 14 13 12 11

	LSL	
RSVD		LSH

Bit # Access Reset Description

**Object Buffer Linear Start Address Low** 

R/W LSL 15:0 0h Linear Start Address Low. Specifies the lower bits of the 22-bit linear starting address (LSb must = 0). (0-FFFEh)

**Object Buffer Linear Start Address High** 

15:6	R/W	0h	RSVD	Reserved (read as '0').
5:0	R/W	0h	LSH	Linear Start Address High. Specifies the upper 6 bits of the 22-bit linear starting address. (0-7Fh)

Digital Video Processor



#### 4.3.10.1 OBUo BSa: Object Buffer Size

**POSTED** 

I/O Address

Index

HIU RDT

4805 (OBU0 BSY: Object Buffer 0 Y Size) 4804 (OBU0 BSX: Object Buffer 0 X Size) 4815 (OBU1 BSY: Object Buffer 1 Y Size) 4814 (OBU1\_BSX: Object Buffer 1 X Size) 4824 (OBU2\_BSX: Object Buffer 2 X Size) 4834 (OBU3\_BSX: Object Buffer 3 X Size) 4844 (OBU4\_BSX: Object Buffer 4 X Size)

4854 (OBU5\_BSX: Object Buffer 5 X Size) 4864 (OBU6 BSX: Object Buffer 6 X Size) 4874 (OBU7\_BSX: Object Buffer 7 X Size) 4825 (OBU2 BSY: Object Buffer 2 Y Size) 4835 (OBU3\_BSY: Object Buffer 3 Y Size) 4845 (OBU4\_BSY: Object Buffer 4 Y Size) 4855 (OBU5\_BSY: Object Buffer 5 Y Size)

4865 (OBU6\_BSY: Object Buffer 6 Y Size) 4875 (OBU7 BSY: Object Buffer 7 Y Size)

Registers OBUo BSX and OBUo BSY specify the size of the object buffer.

15 14 13 12 11 9 7 6 5 **RSVD** BSX **RSVD** BSY

#### Bit # **Access Reset** Description

#### OBUo\_BSX: Object Buffer X Size

15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	BSX	Buffer X Size. Specifies the object buffer's width in pixels. The hardware always forces the LSb to '0'. (0-7FFh)

#### OBUo\_BSY: Object Buffer Y Size

15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	BSY	Buffer Y Size. Specifies the object buffer's height in pixels. (0-7FFh)



#### 4.3.10.2 OBUo\_DEC: Object Buffer Decimate Control

**POSTED** 

I/O Address

HIU\_RDT

Index

4806 (OBU0\_DEC: Object Buffer 0 Decimate Control)
4816 (OBU1\_DEC: Object Buffer 1 Decimate Control)
4826 (OBU2\_DEC: Object Buffer 2 Decimate Control)
4836 (OBU3\_DEC: Object Buffer 3 Decimate Control)
4846 (OBU4\_DEC: Object Buffer 4 Decimate Control)
4856 (OBU5\_DEC: Object Buffer 5 Decimate Control)
4866 (OBU6\_DEC: Object Buffer 6 Decimate Control)
4876 (OBU7\_DEC: Object Buffer 7 Decimate Control)

Register OBUo\_DEC specifies the write decimation mask. DM7-DM0 are mapped to each successive group of eight pixels written into the object buffer. Do not drop the first line or pixel in a transfer to an object buffer (i.e., when BLT direction is up, DM0 must be '0'; when BLT direction is down, DM7 must be '0').

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD				DM7	DM6	DM5	DM4	DM3	DM2	DM1	DM0

•
•
For all Write Decimation Bits 7:0:
. 0 Write pixel to frame buffer
1 Drop pixel
•
•

#### 4.3.11 DWU: Display Window Unit

#### 4.3.11.1 DWU\_MCR: Display Window Master Control

**POSTED** 

I/O Address

HIU\_RDT

Index

4100

Register DWU\_MCR controls the operation of the display window and indicates to the RFU whether or not the CL-PX2080 is present.

Digital Video Processor



GCS	GFP (	GFM	GVSP	GHSP	GBP	occ	IMS		RSVD	)	WC3	WC2	WC1	WC0
Bit #	Acce	ess	Reset	De	scripti	on								
15	R/W		0	GC	S	Graphio 0 1		k Select PCLK CLK						
14	R/W		0	GF	P	Graphio 0 1	norma	Polarity I polarity ed polarit	/					
13	R/W		0	GF	М	Graphi 0 1	field p	olarity de		d by value eld select	of GHSI	on fal	ling GV	SP
12	R/W		0	GV	SP	Graphics Vertical Sync Polarity. Specifies polarity of signal GVS.  0 active low 1 active high								1
11	R/W		0	GH	SP	Graphi 0 1	cs Horiz active active	low	nc Polar	ity. Specifi	ies polar	ity of si	gnal Gh	łS.
10	R/W		0	GB	Р	Graphi 0 1	cs Blan active active	low	y. Specifi	es polarity	of signa	al GBL.		
9	R/W		0	00	C.		ration i CL-PX	ncludes (2080 is (2080 is	the CL-P present	cifies whe X2080. — system ent — sys	supports	s occlud	led win	dows
8	R/W		0	IMS			buffer fo erlaced Progre	or display	y by the o	s whether current dis	play win			
7:4	R/W		0000	RS	VD	Reserv	ed (rea	d as '0')	•					
3	R/W		0	W	23	Windo	w 3 Cor	ntrol				_		
2	R/W		0	W	2	Windo	w 2 Cor	ntrol			Window sable wi		:0:8 ald	
1	R/W		0	W	21	Windo	w 1 Cor	ntrol		1 Er	nable wir	ndow		
0	R/W		0	W	00	Windo	w O Cor	ntrol						

# 4.3.11.2 DWU\_HCR: Display Window Horizontal Control

**POSTED** 

I/O Address

HIU\_RDT

Index

4101

Register DWU\_HCR shares two functions, depending on whether or not the DVP is operating with the CL-PX2080, as specified register DWU\_MCR, bit OCC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								HAC					
			RS	SVD							ΜN	vs			

Bit #	Access	Reset	Descri	ption
Horizoi	ntal Active	Count (D)	WU_MCR,	bit OCC = 0)
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	HAC	Horizontal Active Count. Specifies the number of pixel periods in the horizontal line active interval for the output CRT display. (0-7FFh)
Minimu	ım Window	Separati	on (DWU_	MCR, bit OCC = 1)
15:8	R/W	0h	RSVD	Reserved (read as '0').
7:0	R/W	0h	MWS	Minimum Window Separation. Specifies the minimum number of pixel periods required to separate display windows. (0-ffh)

Digital Video Processor



#### 4.3.11.3 DWUd\_DZF: Display Window Display Zoom Factor

**POSTED** 

I/O Address

HIU RDT

Index

4400 (DWU0\_DZF: Display Window 0 Zoom Factor) 4410 (DWU1\_DZF: Display Window 1 Zoom Factor) 4420 (DWU2\_DZF: Display Window 2 Zoom Factor) 4430 (DWU3\_DZF: Display Window 3 Zoom Factor)

Register DWUd\_DZF specifies the X and Y zoom factors to be applied to the display window output (functional only when used with CL-PX2080). The image is scaled according to the following formula:

Scaling = 
$$\frac{256}{\text{ZOOM FACTOR}}$$

For example, a zoom factor of 128 yields a scaling factor of 2. A zoom factor of '0h' specifies a scaling factor of one (no change in image size).

NOTE: The contents of the object buffer are not affected by the zoom factors.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				ОМ							XZC	ООМ			

Bit #	Access	Reset	Description
15:8	R/W	0h	YZOOM Y Zoom Factor — line replication value. (0-FFh)
7:0	R/W	0h	XZOOM X Zoom Factor — pixel replication value. (0-FFh)

#### 4.3.11.4 DWUd\_RFX: Display Window Reference Frame Size

**POSTED** 

I/O Address

HIU\_RDT

Index

4401 (DWU0\_RFX: Display Window 0 Reference Frame X Size) 4411 (DWU1\_RFX: Display Window 1 Reference Frame X Size) 4421 (DWU2\_RFX: Display Window 2 Reference Frame X Size) 4431 (DWU3\_RFX: Display Window 3 Reference Frame X Size)

Register DWUd\_RFX specifies the 11-bit pixel width of the reference frame containing the display window.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								RFX					

Bit #	Access	Reset	Descrip	tion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	RFX	Reference Frame X size. (0-7FFh)



#### 4.3.11.5 DWUd\_LSb: Display Window Linear Start Address

**POSTED** 

I/O Address

Index

HIU\_RDT 4402 (DWU0\_LSL: Display Window 0 LSA Low) 4403 (DWU0\_LSH: Display Window 0 LSA High)

4412 (DWU1\_LSL: Display Window 1 LSA Low) 4413 (DWU1\_LSH: Display Window 1 LSA High) 4422 (DWU2\_LSL: Display Window 2 LSA Low) 4423 (DWU2\_LSH: Display Window 2 LSA High) 4432 (DWU3\_LSL: Display Window 3 LSA Low) 4433 (DWU3\_LSH: Display Window 3 LSA High)

Registers DWUd\_LSL and DWUd\_LSH specify the 23-bit linear starting address of the display window.

15 14 13 12 11 10 LSL LSH **RSVD** 

#### Bit # **Access Reset** Description

#### DWUd\_LSL: Display Window Linear Start Address Low

15:0 R/W 0h LSL Linear Start Address Low. Specifies the lower bits of the 22-bit linear starting address. (LSb must = 0). (0-7FFFh)

#### DWUd\_LSH: Display Window Linear Start Address High

15:7	R/W	0h	RSVD	Reserved (read as '0').
6:0	R/W	0h	LSH	Linear Start Address High. Specifies the upper 7 bits of the 22-bit linear starting address. (0-7Fh)

#### 4.3.11.6 DWUd\_WSa: Display Window Size

**POSTED** 

I/O Address

HIU RDT

Index

4404 (DWU0\_WSX: Display Window 0 X Size) 4405 (DWU0\_WSY: Display Window 0 Y Size) 4414 (DWU1\_WSX: Display Window 1 X Size) 4415 (DWU1\_WSY: Display Window 1 Y Size) 4424 (DWU2\_WSX: Display Window 2 X Size) 4426 (DWU2\_WSY: Display Window 2 Y Size) 4434 (DWU3 WSX: Display Window 3 X Size) 4435 (DWU3 WSY: Display Window 3 Y Size)

Registers DWUd WSX and DWUd WSY specify the size of the display window.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								WSX					
		RSVD								WSY					



Digital Video Processor



Bit #	Access	Reset	Descrip	otion
DWUd_	WSX: Displa	ay Windo	w X Size	
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	WSX	Window X Size. Specifies the X dimension of the display window in pixels. (LSb must = 0)
DWUd_	_WSY: Displ	lay Wind	ow Y Size	
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	WSY	Window Y Size. Specifies the Y dimension of the display window in pixels. (0-7FFh)

#### 4.3.11.7 DWUd\_DSa: Display Window Start

#### **POSTED**

I/O Address

HIU\_RDT

Index

4406 (DWU0\_DSX: Display Window 0 X Start) 4407 (DWU0\_DSY: Display Window 0 Y Start)

4416 (DWU1\_DSX: Display Window 1 X Start) 4417 (DWU1\_DSY: Display Window 1 Y Start)

4426 (DWU2\_DSX: Display Window 2 X Start) 4427 (DWU2\_DSY: Display Window 2 Y Start)

4436 (DWU3\_DSX: Display Window 3 X Start) 4437 (DWU3\_DSY: Display Window 3 Y Start)

Registers DWUd\_DSX and DWUd\_DSY specify the location of the top left corner of the display window relative to the top left corner of the output CRT display.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD									DS	SX					
RSVD									DS	SY					

#### Bit # Access Reset Description

#### DWUd\_DSX: Display Window X Start

15:12	R/W	Oh,	RSVD	Reserved (read as '0').
11:0	R/W	0ĥ	DSX	Display X Start. Specifies the pixel offset from the CRT column 0 to the left-most column of the display window. (0-7FFh)

#### DWUd\_DSY: Display Window Y Start

15:12	R/W	0h	RSVD	Reserved (read as '0').
11:0	R/W	Oh	DSY	Display Y Start. Specifies the pixel offset from the CRT row 0 to the top-most row of the display window. (0-7FFh)



### 5. ELECTRICAL SPECIFICATIONS

### 5.1 Absolute Maximum Ratings

This section lists the absolute maximum ratings of the DVP. Stresses above those listed can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

Storage temperature	65 to +150°C
Voltage on any pin with respect to ground	0.5 Volts to V <sub>DD</sub> +0.5V
Power Supply Voltage	7V
Lead Temperature (10 seconds)	300°C

# 5.2 DVP Specifications (Digital)

Symbol	Parameter	MIN	MAX	Conditions
VDD	Power Supply Voltage	4.75 V	5.25 V	Normal Operation
V <sub>IL</sub>	Input Low Voltage	0 V	0.8 V	
V <sub>IH</sub>	Input High Voltage	2.0 V	V <sub>DD</sub> + 0.8 V	
V <sub>OL</sub>	Output Low Voltage		0.4 V	I <sub>OL</sub> = 4 mA
V <sub>OH</sub>	Output High Voltage	2.4 V	V	I <sub>OH</sub> = 400 μA
I <sub>DD</sub>	Digital Supply Current		N/A	VDD Nominal
ار	Input Leakage	-10 μΑ	10 μΑ	0 < V <sub>IN</sub> < V <sub>DD</sub>
C <sub>IN</sub>	Input Capacitance		10 pF	
C <sub>OUT</sub>	Output Capacitance		10 pF	



# 5.3 AC Characteristics/Timing Information

This section includes system timing requirements for the DVP. Timings are provided in nanoseconds (ns), at TTL input levels, with the ambient temperature varying from 0 to 70°C, and  $V_{CC}$  varying from 4.75 to 5.25V DC.

NOTE: 1. All timings assume a load of 50 pF.

2. TTL signals are measured at TTL threshold; CMOS signals are measured at CMOS threshold.

### 5.3.1 Index of Timing Information

ISA Bus Timing		86
Figure 5-1.	ISA Bus — I/O Timing	87
MCA Bus Timing		88
Figure 5-2.	MCA Bus — I/O Timing	89
Figure 5-3.	MCA Bus — CDSFDBK* Timing	89
Figure 5-4.	MCA Bus — CDSETUP* Timing	89
Local Hardware I	nterface Timing	90
Figure 5-5.	Local Hardware Interface — Write Timing	90
Figure 5-6.	Local Hardware Interface — Read Timing	91
Video Port Timing	g	92
Figure 5-7.	Video I/O Timing	93
Figure 5-8.	STALL* and STALLRQ* Timing	93
Figure 5-9.	Video and Graphics Port Timing	93
Memory Timing .		94
Figure 5-10.	Read Transfer Cycle Timing	94
Figure 5-11.	CAS* Before RAS* Refresh Timing	95
Figure 5-12.	Memory Read Timing	97
Figure 5-13.	Memory Write Timing	97




# 5.3.2 ISA Bus Timing

# Table 5-1. ISA Bus Timing

Ref.	Parameter		MIN	MAX
t <sub>1</sub>	Setup	AD[15:0] address valid before IOR*/IOW* active	30 ns	
t <sub>2</sub>	Delay	IOR*/IOW* active to DEN* active, DDIR change	4 ns	20 ns
t <sub>3</sub>	Delay	IOR* active to AD[15:0] read data out low Z	4 ns	75 ns
t <sub>4</sub>	Delay	IOR* active to AD[15:0] read data out valid		75 ns
t <sub>5</sub>	Pulse Width	IOR*/IOW*	100 ns	
t <sub>6</sub>	Delay	IOR*/IOW* inactive to DEN* inactive, DDIR change	4 ns	20 ns
t <sub>7</sub>	Delay	IOR* inactive to AD[15:0] read data invalid	4 ns	20 ns
t <sub>8</sub>	Hold	AD[15:0] address valid after IOR*/IOW* active	4 ns	
t <sub>9</sub>	Setup	AD[15:0] write data valid before IOW* inactive	50 ns	
t <sub>10</sub>	Hold	AD[15:0] write data valid after IOW* inactive	4 ns	
t <sub>11</sub>	Delay	IOW*/IOR* inactive to IOW*/IOR* active	80 ns	





NOTE: AEN must be low during cycle.

Figure 5-1. ISA Bus — I/O Timing



## 5.3.3 MCA Bus Timing

# Table 5-2. MCA Bus Timing

Ref.	Parameter		MIN	MAX
t <sub>1</sub>	Setup	AD[15:0] address valid before ADL* active	40 ns	
t <sub>2</sub>	Setup	S0*, S1* valid before ADL* active	7 ns	
t <sub>3</sub>	Pulse Width	ADL*	35 ns	
t <sub>4</sub>	Hold	S0*, S1* from ADL* inactive	20 ns	
t <sub>5</sub>	Hold	AD[15:0] address from ADL* inactive	25 ns	
t <sub>6</sub>	Hold	MIO* from ADL* inactive		
t <sub>7</sub>	Setup	AD[15:0] address valid before CMD* active	80 ns	
t <sub>8</sub>	Setup	S0*, S1* valid before CMD* active	50 ns	
t <sub>9</sub>	Setup	ADL* active before CMD* active	35 ns	
t <sub>10</sub>	Hold	AD[15:0] address from CMD* active	25 ns	
t <sub>11</sub>	Hold	S0*, S1* from CMD* active	25 ns	
t <sub>12</sub>	Setup	AD[15:0] write data valid before CMD* active	15 ns	
t <sub>13</sub>	Hold	AD[15:0] write data valid from CMD* inactive	0 ns	
t <sub>14</sub>	Delay	CMD* active to AD[15:0] read data valid	45 ns	
t <sub>15</sub>	Delay	CMD* inactive to AD[15:0] read data invalid	0 ns	
t <sub>16</sub>	Delay	CMD* inactive to AD[15:0] read data high Z	-	30 ns
t <sub>17</sub>	Delay	CMD* active to DEN* active/DDIR change		35 ns
t <sub>18</sub>	Delay	CMD* inactive to DEN* inactive/DDIR change		20 ns
t <sub>19</sub>	Delay	CMD* inactive to CMD* active		
t <sub>20</sub>	Pulse Width	CMD*	90 ns	
t <sub>21</sub>	Delay	AD[15:0] address, M/IO* valid to CDSFDBK* active		55 ns
t <sub>22</sub>	Delay	AD[15:0] address, M/IO* invalid to CDSFDBK* inactive	0 ns	
t <sub>23</sub>	Setup	CDSETUP* active before ADL* active	10 ns	
t <sub>24</sub>	Hold	CDSETUP* active after CMD* active	25 ns	
t <sub>25</sub>	Hold	CDSETUP* active after ADL* inactive	20 ns	








Figure 5-2. MCA Bus — I/O Timing




Figure 5-3. MCA Bus — CDSFDBK\* Timing





Figure 5-4. MCA Bus — CDSETUP\* Timing



#### 5.3.4 Local Hardware Interface Timing

Table 5-3. Local Hardware Interface — Write Timing

Ref.	Parameter		MIN	MAX
t <sub>1</sub>	Period	PCLK	50 ns	
t <sub>2</sub>	Pulse Width	PCLK	12 ns	
t <sub>3</sub>	Setup	IOW*, CS* before PCLK rising edge	10 ns	
t <sub>4</sub>	Setup	CS*, RS[3:1] before IOW* active	1 cycle	
t <sub>5</sub>	Pulse Width	IOW*	2 cycles	
t <sub>6</sub>	Hold	PCLK rising edge to IOW*, CS* transition	2 ns	
t <sub>7</sub>	Delay	IOW* inactive to IOW* active	2 cycles	
t <sub>8</sub>	Setup	D[15:0] valid before IOW* inactive	15 ns	
t <sub>9</sub>	Hold	CS*, RS[3:1], D[15:0] valid to IOW* inactive	2 ns	
t <sub>10</sub>	Delay	PCLK rising edge to CHRDY* active	4 ns	20 ns
t <sub>11</sub>	Delay	IOW* inactive to CHRDY* inactive	4 ns	20 ns
t <sub>12</sub>	Pulse Width	CHRDY*	1 cycle	2 cycles
t <sub>13</sub>	Delay	IOW* active to CHRDY* active	1 cycle	1 cycle
t <sub>14</sub>	Transition	PCLK		5 ns



NOTES: Timing is shown relative to clock. Internally, D[15:0], IOW\*/IOR\*, RS[3:1] must be stable for the entire cycle following CS\* active. D[15:0] is sampled on the 2nd rising edge after CS\* is asserted.

> CS\*, IOW\*, RS[3:1] must be asserted.

If IOW\* exceeds 2 cycles, CHRDY\* is negated after 2 cycles. In this case, t<sub>11</sub> is referenced to PCLK.

Figure 5-5. Local Hardware Interface — Write Timing







# Table 5-4. Local Hardware Interface — Read Timing

Ref.	Parameter	}	MIN	MAX
t <sub>1</sub>	Period	PCLK	50 ns	
t <sub>2</sub>	Pulse Width	PCLK	12 ns	
t <sub>3</sub>	Setup	IOR*, CS* active before PCLK rising edge	12 ns	
t <sub>4</sub>	Setup	CS*, RS[3:1] valid before IOR* active	1 cycle	
t <sub>5</sub>	Pulse Width	IOR*	3 cycles	
t <sub>6</sub>	Hold	PCLK rising edge to IOR* inactive, CS* inactive	2 ns	
t <sub>7</sub>	Delay	IOR* inactive to IOR*/IOW* active	2 cycles	
t <sub>8</sub>	Delay	IOR* active to D[15:0] low impedance	4 ns	20 ns
t <sub>9</sub>	Delay	IOR* active to D[15:0] valid	4 ns	40 ns
t <sub>10</sub>	Hold	IOR* inactive to D[15:0], CS*, RS[3:1] invalid	2 ns	
t <sub>11</sub>	Delay	PCLK rising edge to CHRDY* active	4 ns	20 ns
t <sub>12</sub>	Delay	IOR* active to CHRDY* active	1 cycle	1 cycle
t <sub>13</sub>	Pulse Width	CHRDY*	2 cycles	2 cycles
t <sub>14</sub>	Delay	PCLK rising edge to CHRDY* inactive	4 ns	20 ns
t <sub>15</sub>	Delay	IOR* inactive to D[15:0] high impedance	2 ns	20 ns
t <sub>16</sub>	Transition	PCLK		5 ns




Figure 5-6. Local Hardware Interface — Read Timing



# 5.3.5 Video Port Timing

# Table 5-5. Video Port Timing

Ref.	Parameter		MIN	MAX
t <sub>1</sub>	Period	VnCLK	33 ns	
t <sub>2</sub>	Pulse width	VnCLK high	12 ns	
t <sub>3</sub>	Setup	VnPH before VnCLK rising edge	10 ns	
t <sub>4</sub>	Hold	VnPH from VnCLK rising edge	2 ns	
t <sub>5</sub>	Delay	VnD[15:0] output, VnVS/VnHS/VnBL valid after VnCLK rising edge	5 ns	15 ns
t <sub>6</sub>	Delay	VnIEN* valid after VnCLK rising edge	5 ns	15 ns
t <sub>7</sub>	Transition	GPCLK		5 ns
t <sub>8</sub>	Transition	SBCLK		5 ns
t <sub>9</sub>	Setup	VnD[15:0] input, VnVS/VnHS/VnBL before VnCLK rising edge	10 ns	
t <sub>10</sub>	Hold	VnD[15:0] input, VnVS/VnHS/VnBL after VnCLK rising edge	2 ns	
t <sub>11</sub>	Transition	VnCLK		5 ns
t <sub>12</sub>	Setup	STALLRQ* active before V2CLK rising edge	10 ns	
t <sub>13</sub>	Hold	STALLRQ* active after V2CLK rising edge	2 ns	
t <sub>14</sub>	Hold	STALL* valid after V2CLK rising edge	7 ns	20 ns
t <sub>15</sub>	Hold	STALL* invalid after V2CLK rising edge	7 ns	20 ns
t <sub>16</sub>	Pulse Width	GPCLK high	4 ns	
t <sub>17</sub>	Pulse Width	GPCLK low	4 ns	
t <sub>18</sub>	Period	GPCLK	12.5 ns	12.5 ns
t <sub>19</sub>	Setup	GHS, GVS, GBL before GPCLK rising edge	10 ns	
t <sub>20</sub>	Hold	GHS, GVS, GBL after GPCLK rising edge	2 ns	
t <sub>21</sub>	Delay	FCLK rising edge after GPCLK rising edge	5 ns	15 ns
t <sub>22</sub>	Delay	SBCLK rising edge after GPCLK rising edge	5 ns	15 ns
t <sub>23</sub>	Delay	SBCLK low from GPCLK rising edge	5 ns	15 ns
t <sub>24</sub>	Delay	FCLK low from GPCLK rising edge	5 ns	15 ns
t <sub>25</sub>	Delay	SBCLK rising edge from FCLK	0 ns	5 ns
t <sub>26</sub>	Setup	FRDY valid before GPCLK rising edge	10 ns	
t <sub>27</sub>	Hold	FRDY valid after GPCLK rising edge	2 ns	
t <sub>28</sub>	Setup	ZC[3:0] valid before FCLK rising edge	10 ns	
t <sub>29</sub>	Hold	ZC[3:0] valid after FCLK rising edge	2 ns	




Figure 5-7. Video I/O Timing




Figure 5-8. STALL\* and STALLRQ\* Timing




Figure 5-9. Video and Graphics Port Timing

0



# 5.3.6 Memory Timing

# Table 5-6. Read Transfer Cycle Timing

Ref.	Parameter		MIN	MAX
t <sub>1</sub>	Setup	FBA[9:0] row address valid before RAS* active	160 ns	
t <sub>2</sub>	Hold	FBA[9:0] row address valid after RAS* active	22 ns	
t <sub>3</sub>	Setup	FBA[9:0] column address valid before CAS* active	6 ns	
t <sub>4</sub>	Hold	FBA[9:0] column address valid after CAS* active	22 ns	
t <sub>5</sub>	Setup	SBCLK falling edge (static interval) before RAS* active	86 ns	· · · · · · · · · · · · · · · · · · ·
t <sub>6</sub>	Delay	RAS* active to CAS* active to SBCLK active	38 ns	
t <sub>7</sub>	Delay	RAS* inactive to SBCLK active	86 ns	
t <sub>8</sub>	Pulse Width	CAS*	22 ns	
-t <sub>9</sub>	Pulse Width	RAS[1:0]*	86 ns	
t <sub>10</sub>	Period	MCLK	16 ns	
t <sub>11</sub>	Transition	MCLK		5 ns
t <sub>12</sub>	Setup	DTE* active to RAS[1:0]* active	10 ns	
t <sub>13</sub>	Delay	RAS[1:0]* inactive to DTE* inactive		




Figure 5-10. Read Transfer Cycle Timing

(

0



# Table 5-7. CAS\* Before RAS\* Refresh Timing

Ref.	Parameter	) 	MIN MAX
t <sub>1</sub>	Pulse Width	RAS1*	86 ns
t <sub>2</sub>	Pulse Width	RAS0*	86 ns
t <sub>3</sub>	Delay	CAS* active to RAS1* active	38 ns
t <sub>4</sub>	Delay	CAS* active to RAS0* active	38 ns
t <sub>5</sub>	Period	MCLK	16 ns
t <sub>6</sub>	Transition	MCLK	5 ns




Figure 5-11. CAS\* Before RAS\* Refresh Timing



# Table 5-8. Memory Read and Write Timing

Ref.	Parameter		MIN	MAX
t <sub>1</sub>	Period	MCLK	16 ns	
t <sub>2</sub>	Transition	MCLK		5 ns
t <sub>3</sub>	Pulse Width	MCLK low	6 ns	
t <sub>4</sub>	Setup	FBA[9:0] row address valid before RAS* active	6 ns	
t <sub>5</sub>	Hold	FBA[9:0] row address valid after RAS* active	22 ns	
t <sub>6</sub>	Setup	FBA[9:0] column address valid before CAS* active	6 ns	
t <sub>7</sub>	Hold	FBA[9:0] column address valid after CAS* active	22 ns	
t <sub>8</sub>	Delay	RAS* active to CAS* active	38 ns	
t <sub>9</sub>	Delay	CAS* inactive to CAS* active (precharge)	11 ns	
t <sub>10</sub>	Hold	RAS* active from CAS* active	38 ns	
t <sub>11</sub>	Delay	RAS* inactive to RAS* active (precharge)	86 ns	
t <sub>12</sub>	Pulse Width	CAS*	27 ns	
t <sub>13</sub>	Setup	WE* inactive before RAS* active	38 ns	
t <sub>14</sub>	Delay	FBD[31:0] valid after CAS* active (CAS* access time)	22 ns	
t <sub>15</sub>	Hold	FBD[31:0] valid after CAS* inactive	0 ns	
t <sub>16</sub>	Delay	FBD[31:0] valid after DTE* active	38 ns	
t <sub>17</sub>	Setup	WE* active before CAS* active	6 ns	6 ns
t <sub>18</sub>	Pulse Width	CAS*	27 ns	
t <sub>19</sub>	Hold	WE* active from CAS* active	70 ns	
t <sub>20</sub>	Setup	FBD[31:0] write valid before CAS* active	6 ns	
t <sub>21</sub>	Hold	FBD[31:0] write valid after CAS* active	22 ns	

July 1993

(C

'k




Figure 5-12. Memory Read Timing




Figure 5-13. Memory Write Timing



### 6. PACKAGE DIMENSIONS — 160-Lead PQFP




Figure 6-1. DVP Package Information



# CL-PX2070 Digital Video Processor







Figure 6-2. DVP Package Information (Expanded View)

#### 7. ORDERING INFORMATION

When ordering the CL-PX2070 DVP, use the following format:



<sup>&</sup>lt;sup>†</sup> Contact Cirrus Logic, Inc., for up-to-date information on revisions.



# APPENDIX A. DVP REGISTERS — QUICK REFERENCE

								*					
HIU: Host							5 4	IVSP IHSP	IPU1_PIX	2100		15:11	RSVD
HIU_CSU	27C0	15:12	RSVD				3	IBP				10:0	PC
	0290	11:8	VER					IBT	IPU1_LIC	2101		15:11	RSVD
		7:6	RSVD				2 1:0	IOM				10:0	LC
		5:3	HSB						IPU1_FLC	2102		15	RSVD
		2 .	RSVD	VIU_DPCf	1002	ρ	15:12	RSVD	_			15:0	FC
		1	FBT		1003		11:9	VSUDC	IPU1_LIR	2103		15:11	RSVD
		0	PAS				8:6	IPU1DC	11 01	2100		10:0	IRLC
							5:3	IPU2DC	IDIIA EID	0404			
HIU_DBG	27C0	15:10	RSVD				2:0	ODC	IPU1_FIR	2104		15	FCE
_	0290	9	DRE	VIU_WDT	1004	Ρ	15	RSVD				14:0	IRFC
		8:0	RSVD				14	MMS	IPU1_LRB	2200		15:8	RSVD
HIU_DRD	27C0	15	EDT				13:11	MFTS				7:0	LRB
1110_5/10	0290	14:10					10	WTE	IPU1_LRD	2201		15:8	RSVD
	0200	9:5	YC	14			9:0	TMOUT				7:0	LRD
		4:0	SIMIN	VIU_TEST	1006		15	MF	IPU1_MCRf	3000	Р	15	FPS
			· · · · · · ·	_			14	MFID		3100	•	14	IM
	0700		DOVD				13:11	RSVD				13	PSE
HIU_OCS	27C2	15	RSVD				10	OBIN				12	CSCE
	0292	14	FDNE				9	ovs				11	LE
		13	FFNF				8	OHS				10	YSP
		12	RSVD				7	OBL ·				9:8	ODT
		11	SRC				6	OFID				7:4	OF.
		10	MDE				5	12VS				3:0	IF.
		9	DPC				4	12BL	IPU1 XBFf	3001	-	15:13	BF
		8	MPC				3	12FID	IPU I_XBPI		۲		
		7 6:5	PMC RSVD				2	I1VS		3101		12:0	RSVD
			SR				1	I1BL	IPU1_XBIf	3002	Р	15:11	RSVD
		4 3:0	IEM				1	12FID		3102		10:0	BI
		3.0	IEM	-					IPU1_XEIf	3003	Р	15:11	RSVD
HIU_IRQ	27C2	15:6	RSVD	VSU_HSW	1100	Ρ	15:7	RSVD		3103		10:0	El
	0292	5	OBT				6:0	HSW	IPU1_XSFf	3004	Р	15:5	SF
	OLOL	4	IP2C	VSU_HAD	1101	P	15:10	RSVD		3104		4:0	RSVD
		3	IP1C	_			9:0	HAD	IPU1_XSIf	3005	Р	15:6	RSVD
		2	FUN	VSU_HAP	1102	P	15:11	RSVD		3105		5:0	SI
		1	FOV			·	10:0	HAP	IPU1_YBFf	3006	P	15:13	BF
		0	WDT	VSU_HP	1103	P	15:10	RSVD		3106		12:0	RSVD
HIU_RIN	27C4	15	AIC			•	9:0	HP	IPU1_YBIf	3007	P	15:11	RSVD
	0294	14:0	RIN	vsu_vsw	1104		15:7	RSVD		3107		10:0	BI
HIU_RDT	27C6	15:0	DIO	. 420_4244	1104	۲	15.7 6:0	VSW	IPU1_YEIf	3008	Р	15:11	RSVD
mo_no1		13.0	DIO						11.01_1.511	3108	· ·	10:0	ÈI
	0296			VSU_VAD	1105	, Р	15:10	RSVD	IDII4 VOE4				
HIU_MDT	27C8	15:0	MIO				9:0	VAD	IPU1_YSFf	3009	۲	15:6	SF
	0298			VSU_VAP	1106	Р	15:11	RSVD		3109		5:0	RSVD
HIU_ISU	0001	15:14	RSVD	•			10:0	VAP	IPU1_YSIf	300a	Р	15:6	RSVD
		13:11	IP2S	VSU_VP	1107	P	15	SGE		310a		5:0	SI
	,	10:8	IP1S	_			14	SSE	IPU1_KFCf	300b	Ρ	15:8	RSVD
		7:0	OBIS				13	VFL		310b		7:0	KEYFC
		7.0	00.0					RSVD	IPU1_MMYf	300c	P	15:8	YRMAX
VBU: Vid	eo Bus	Unit					9:0	VP		310c	·	7:0	YRMIN
VIU_MCRp	1000	15	STM	•	_				IPU1_MMUf	300d	Р	15:8	UGMAX
*10_MOTIP	1000	14	OFP	VPU: Vid	eo Pro	OCE	essor	Unit	= 101	310d	•	7:0	UGMIN
	1001	13:12		VPU_MCR	2000	, P	15:13	RSVD	10114 1411/4				
			OVSP	5511	_300	ζ.	12	ALUE	IPU1_MMVf		۲	15:8	VBMAX
		11					11:8	OPFSS		310e		7:0	VBMIN
		10	OHSP				7:4	IP2FSS					
		9	OBP				3:0	IP1FSS					
		8	OBT				5.0	,, 11 00					
		7	IFP										
		6	ISS										

IPU2_PIX	2300		15:11 10:0	RSVD PC
IPU2_LIC	2301		14:11 10:0	RSVD LC
IPU2_FLC	2302		15 14:0	RSVD FC
IPU2_LIR	2303		15:11 10:0	RSVD IRLC
IPU2_FIR	2304		15 14:0	FCE IRFC
IPU2_MCRf	3200 3300	P	15 14 13	FPS IM PSE
IPU2_XBIf	3202	Р	12:0	RSVD
IPU2_XEI1	3302 3203 3303	Р	10:0 15:11 10:0	RSVD EI
IPU2_YBIf	3207 3307	Р		RSVD BI
IPU2_YEIf	3208 3308	Р		RSVD EI
SIU_MCR	2800		15:14 13:12 11:10 9:5 4:0	RSVD SE FT SI2 SI1
SIU_FCS	2801		15:14 13 12 11 10 9 8 7 6 5 4 3 2 1	RSVD FGF FGE FFF FFE FEF FDE FCF FCE FBF FBE FAF FAE
SIU_FOU	2802		15:14 13 12 11 10 9 8 7 6 5 4 3 2 1	RSVD FGO FGU FFO FFU FEO FDU FCO FCU FBO FAO FAU

SIU_FAR	4001 }		15:7 6 5 4:0	RSVD FGR FFR RSVD
SIUs_SIM	2e00 2e1f		15:14 13:9 8 7:4 3:0	RSVD OTN EP FA OBA
ALU_MCRf	2900 2901	Р	15 14:13 12:9 8:7 6:5 4:3 2 1	GBM TF AOP YOUT UOUT VOUT OPCS OPBS OPAS
ALU_TOP	2902	Р	15:8 7:0	CTC OTC
ALU_AV	2903	Р	15:8 7:0	RSVD AV
ALU_LOPx	2904 2906	Р	15:0	MLOP
ALU_CAx	2907 2908 2909	Р	15:9 8 7:0	RSVD TAG CON
ALU_CBx	290a 290b 290c	P	15:9 8 7:0	RSVD TAG CON
ALU_CCx	290d 290e 290f	Р	15:9 8 7:0	RSVD TAG CON
OPU_MCRf	2a00 2b00	Р	15 14 13 12:11 10 9:4 3:0	FPS IM ZE RSVD LSM RSVD IF
OPU_XBI1	2a02 2b02	Р	15:11 10:0	RSVD BI
OPU_XEIf	2a03 2b03	Р	10:0	RSVD El
OPU_YBIf	2a07 2b07	Р	15:11 10:0	RSVD BI
OPU_YEII	2a08 2b08	Р	15:11 10:0	RSVD El
RFU: Refe	erence	F	rame	Unit
MMU_MCR	4000		15:5 4 3:0	RSVD FBD FBC
OBUo_MCR	4800 4870	. P	15:13 12 11	RSVD LME CME

	Pixel Semiconductor A Cirrus Logic Company
--	--

			10:6 5 4 3 2:0	OPM SSM YBDC XBDC FA
OBU <sub>0</sub> _RFX	4801 4871	Р	15:11 10:0	RSVD RFX
OBUo_LSL	4802 4872	Р	15:0	LSL
OBU <sub>0</sub> _LSH	4803 4873	Р	15:7 6:0	RSVD LSH
OBUo_BSX	4804 4874	Р	15:11 10:0	RSVD BSX
OBU <sub>0</sub> _BSY	4805 4875	Р	15:11 10:0	RSVD BSY
OBU <sub>0</sub> _DEC	4806 4876	P	15:8 7 6 5 4 3 2 1	RSVD DM7 DM6 DM5 DM4 DM3 DM2 DM1 DM0
DWU_MCR	4100	P	15 14 13 12 11 10 9 8 7:4 3 2 1	GCS OCC GFM GBP GBP OCC IMS RSVD WC3 WC2 WC1 WC0
DWU_HCR	4101	Р	15:11 10:0 15:8 7:0	RSVD HAC RSVD MWS
DWUd_DZF	4400 4430	. P	15:8 7:0	YZOOM XZOOM
DWUd_RFX	4401 4431	. P	15:11 10:0	RSVD RFX
DWUd_LSL	4402 4432	. P	15:0	LSL
DWUd_LSH	4403 4433	. P	15:7 6:0	RSVD LSH
DWUd_WSX	4404 4434	. P	15:11 10:0	RSVD WSX
DWUd_WSY	4405 4435	. P		RSVD WSY
DWUd_DSX		. P		RSVD DSX
DWUd_DSY		. P		RSVD DSY




# **INDEX**

integer index 51, 69 blanking horizontal/composite signal V1HB 18 signal V2HB 18 signal GBL 17 buffer data, see data buffer digital logic and interface +5 VDC, signal VDD 19 ground, signal VSS 19 frame, see frame buffer size 77 bus clock ydata bus, signals AD[15:0] 15 /data bus, signals SAD[15:0] 14 bus, signals FBA[9:0] 19 column address strobes, signals CAS[1:0] 19
Numerics  SAD 14  16-bit I/O cycle, signal IO16 14  A  absolute maximum ratings 84 AC characteristics/timing information 85-93 AD[15:0] 15 address  //data bus, signals AD[15:0] 15 //data bus, signals FBA[9:0] 19 column address strobes, signals CAS[1:0] 19  horizontal/composite signal V1HB 18 signal V2HB 18 signal GBL 17 buffer data, see data buffer digital logic and interface +5 VDC, signal VDD 19 ground, signal VSS 19 frame, see frame buffer size 77 bus clock serial, signal SBCKL 19 bus video data, signals V1D[15:0] 18 byte enable high, signal SBHE* 16
Numerics  SAD 14  16-bit I/O cycle, signal IO16 14  Signal V2HB 18  signal V2HB 18  signal GBL 17  buffer  data, see data buffer digital logic and interface +5 VDC, signal VDD 19 ground, signal VSS 19 frame, see frame buffer size 77  bus clock serial, signal SBCKL 19 bus video data, signals V1D[15:0] 18 byte enable high, signal SBHE* 16
signal V2HB 18 signal GBL 17 buffer data, see data buffer digital logic and interface +5 VDC, signal VDD 19 ground, signal VSS 19 frame, see frame buffer size 77 bus clock serial, signal SBCKL 19 bus, signals FBA[9:0] 19 column address strobes, signals CAS[1:0] 19
signal GBL 17 buffer data, see data buffer digital logic and interface +5 VDC, signal VDD 19 ground, signal VSS 19 frame, see frame buffer size 77 bus clock serial, signal SBCKL 19 bus video data, signal SBHE* 16
A  absolute maximum ratings 84 AC characteristics/timing information 85-93 AD[15:0] 15 address /data bus, signals AD[15:0] 15 /data bus, signals SAD[15:0] 14 bus, signals FBA[9:0] 19 column address strobes, signals CAS[1:0] 19  buffer data, see data buffer digital logic and interface +5 VDC, signal VDD 19 ground, signal VSS 19 frame, see frame buffer size 77 bus clock serial, signal SBCKL 19 bus video data, signals V1D[15:0] 18 byte enable high, signal SBHE* 16
data, see data buffer digital logic and interface +5 VDC, signal VDD 19 ground, signal VSS 19 frame, see frame buffer size 77 bus clock ydata bus, signals AD[15:0] 15 /data bus, signals SAD[15:0] 14 bus, signals FBA[9:0] 19 column address strobes, signals CAS[1:0] 19  data, see data buffer digital logic and interface +5 VDC, signal VDD 19 ground, signal VSS 19 frame, see frame buffer size 77 bus clock serial, signal SBCKL 19 bus video data, signals V1D[15:0] 18 byte enable high, signal SBHE* 16
absolute maximum ratings 84  AC characteristics/timing information 85-93  AD[15:0] 15  address  /data bus, signals AD[15:0] 15  /data bus, signals SAD[15:0] 14  bus, signals FBA[9:0] 19  column address strobes, signals CAS[1:0] 19  digital logic and interface  +5 VDC, signal VDD 19  ground, signal VSS 19  frame, see frame buffer size 77  bus clock serial, signal SBCKL 19 bus video data, signals V1D[15:0] 18 byte enable high, signal SBHE* 16
absolute maximum ratings 84  AC characteristics/timing information 85-93  AD[15:0] 15  address  /data bus, signals AD[15:0] 15  /data bus, signals SAD[15:0] 14  bus, signals FBA[9:0] 19  column address strobes, signals CAS[1:0] 19  +5 VDC, signal VDD 19  ground, signal VSS 19  frame, see frame buffer size 77  bus clock serial, signal SBCKL 19 bus video data, signals V1D[15:0] 18 byte enable high, signal SBHE* 16
absolute maximum ratings 84  AC characteristics/timing information 85-93  AD[15:0] 15  address  /data bus, signals AD[15:0] 15  /data bus, signals SAD[15:0] 14  bus, signals FBA[9:0] 19  column address strobes, signals CAS[1:0] 19  ground, signal VSS 19  frame, see frame buffer size 77  bus clock serial, signal SBCKL 19 bus video data, signals V1D[15:0] 18 byte enable high, signal SBHE* 16
AC characteristics/timing information 83-93  AD[15:0] 15  address  /data bus, signals AD[15:0] 15  /data bus, signals SAD[15:0] 14  bus, signals FBA[9:0] 19  column address strobes, signals CAS[1:0] 19  frame, see frame buffer  size 77  bus clock  serial, signal SBCKL 19  bus video data, signals V1D[15:0] 18  byte enable high, signal SBHE* 16
AD[15:0] 13 address  /data bus, signals AD[15:0] 15  /data bus, signals SAD[15:0] 14  bus, signals FBA[9:0] 19  column address strobes, signals CAS[1:0] 19  size 77  bus clock  serial, signal SBCKL 19  bus video data, signals V1D[15:0] 18  byte enable high, signal SBHE* 16
address /data bus, signals AD[15:0] 15 /data bus, signals SAD[15:0] 14 bus, signals FBA[9:0] 19 column address strobes, signals CAS[1:0] 19 bus clock serial, signal SBCKL 19 bus video data, signals V1D[15:0] 18 byte enable high, signal SBHE* 16
/data bus, signals AD[15:0] 15 /data bus, signals SAD[15:0] 14 bus, signals FBA[9:0] 19 column address strobes, signals CAS[1:0] 19 serial, signal SBCKL 19 bus video data, signals V1D[15:0] 18 byte enable high, signal SBHE* 16
bus, signals SAD[13.0] 14  bus video data, signals V1D[15:0] 18  column address strobes, signals CAS[1:0] 19  bus video data, signals V1D[15:0] 18  byte enable high, signal SBHE* 16
column address strobes, signals CAS[1:0] 19 byte enable high, signal SBHE* 16
column address strobes, signals CAS[1:0] 19
counter, preloading 47
Eliabe, Signal AEN 14
HIU register address map 22 capacitance, input and output 84
VO address map, host system 23 card index, automatic increment control 27 data size signal CDDS16* 15
data size, signal Obbelle 15
Provide A Library 70 00
port address solvet 22
row addraga strabas, signala PASI 101 10
ADI * 16
AEN 14
Alpha Value 64 CDSETUP* 15
ALU timing (MCA Bus) 89
enable 44 CDSFDBK* 15
master control 62 timing (MCA Bus) 89
registers 42 channel
ALU_AV: Alpha Value 64 pointer, initializing 47
ALU_CAX: Constant A 65 ready, signal CHRDY 14, 15, 16
ALU_CBx: Constant B 66 chip select, signal CS* 16
ALU_CCX: Constant C 66 CHRDY 14
ALU_LOPx: Logic Operation 65 CHRDY* 16
ALU_MCRf: Master Control 62 chroma key max/min 53
ALU_TOP: Tag Operation 64 chrominance mask enable 74
arithmetic operations, select 63 clock automatic increment control 27
FIFO write, signal FOLK 19
memory, signal MCLK 19
B pixel, signal GPCLK 17
begin X column processor, signal PCLK 17
tractional index 40 Video data, signal VICLN 18
integer index 49 56 68 CL-PX2070
begin V row electrical specifications 84-93
operating mode 26

Digital Video Processor



pin assignment table 12 pin information 10-12 signal descriptions, detailed 14-19 CL-PX2080 79 CMD* 16 Color Space Converter, enable 48 column address strobes, signals CAS[1:0] 19 command, signal CMD* 16 composite /horizontal blanking signal V1HB 18 signal V2HB 18 /vertical sync, signal V2VS 18 configuration setup 23 Constant 65, 66, 67 control sync references, source of 32 control tag codes 64 CS* 16	DWU_KSB: Linear Start Address 82 DWU_MCR: Master Control 78 DWU_RFX: Reference Frame X Size 83 DWU_WSa: Window Size 82  E  electrical specifications 84-93 enable input signal V1IEN* 18 signal V2IEN* 18 end 51 X column integer index 57, 68 Y row integer index 58, 69 error detection trap 24 exit point 61
	FBA[9:0] 19
D D[15:0] 16 data buffer     direction, signal DDIR 14, 15     enable, signal DEN* 14, 15 data bus     signals D[15:0] 16     signals FBD[31:0] 19 data transfer enable, signal DTE 19 DDIR 14, 15 debug     control 24     read 24     read enable 24     support registers, accessing 26 debug enable, master 26 DEN* 14, 15 detailed signal descriptions 14-19 diagnostic     information, accessing 24     mode, controlling 24 display     start 83     window, posting operation control 26     zoom factor 81 DTE 19 DWU     master control 78     register posting mode 26     registers 72     DWU_DSa: Display Start 83	FBD[31:0] 19 FCLK 19 FDRY* 19 field     count 46, 54         interrupt request 46, 55     polarity select 48, 56, 67     toggle 58 Field Lock 74 FIFO     association 61, 75     flag         empty 59         full 59         overflow 60         underflow 60     overflow 25, 60     ready, signal FDRY* 19     underflow 25     write clock, signal FCLK 19 FL 74 frame buffer     configuration 73     depth 73     interface         detailed signal descriptions 19         pin assignments 13         signals 19         type 23 Functional Signal Groups 11
DWU_DZF: Display Zoom Factor 81 DWU_HAC: Horizontal Active Count 80	





G	l <sub>e</sub>
GBL 17	I/O address map, used by host system 23
GHS 17	I/O read
GPCLK 17	signal IOR* 14, 16
graphics	timing, local hardware interface 91
blank polarity 79	I/O write
field	signal IOW* 14, 16
mode 79	timing
polarity 79	ISA bus 86
hsync polarity 79	local hardware interface 90
overlay interface	index
detailed signal descriptions 17	address, automatic increment control 27
pin assignments 13	value, specifying 27
vsync polarity 79	input
ground, signal VSS 19	data format 49, 67
GVS 17	enable
GVO 17	signal V1IEN* 18
п	signal V2IEN* 18
Н	stream, specifying the format of 49
hardware configuration data, storing 23	tag multiplexer, controlling the input selection 48
HIU	VIU input/output mode 31
register address map 22	
registers 22-29	voltages 84 interlace mode 56, 67
HIU_CSU: Configuration Setup 23	
HIU_DBG: Debug Control 24	select 79
HIU_DRD: Debug Read 24	specifying interlaced or non-interlaced 48
access to 24	internal sync generator, controls for 38
HIU_IRQ: Interrupt Request 25	interrupt
HIU_MDT: Memory Data Port 28	enable, mask 27
HIU_OCS: Operation Control/Status 26	mode 29
HIU_RDT: Register Data Port 28	request 25
	field count 47, 55
HIU_RIN: Register Index 27	line count 46, 55
registers accessed by the Register Data Port 22	signal IRQ 14
horizontal	signal IRQ* 15, 16
active	1016* 14
count 80	IOR* 14, 16
delay 36	IOW* 14, 16
pixels 36	IPU1 49, 51, 52
period 36	counter 25
sync	datapath control 32
signal GHS 17	field sync select 44
signal V1HS 18	interrupt select 29
signal V2CLK 18	master control 48
signal V2HS 18	registers 39
width 35	IPU1_FIR: Field Count Interrupt Request 46
horizontal/composite blanking	IPU1_FLC: Field Count 46
signal V1HB 18	IPU1_KFCf: Key Function Code 52
signal V2HB 18	IPU1_LIC: Line Count 45
host system	IPU1_LRB: LUT RAM Base Address 47
bus 23	IPU1_LRD: LUT RAM Data 47
specifying 23	IPU1_MCRf: Master Control 48
	IPU1_MMxf: Chroma Key Max/Min 53

Digital Video Processor



IPU1_XBnt: X Begin_49	LUTRAM
IPU1_XEIf: X End 50	base address 47
IPU1_XSI2_50	data 47
IPU1_XSnf: X Shrink 50	
IPU1_YBnf: Y Begin 51	M
IPU1_YEIf: Y End 51	•••
IPU1_YSnf: Y Shrink 52	M/IO* 15
IPU2	manual mode start 33
counter 25	master control
	ALU 62
datapath control 32	DWU 78
field sync select 44	IPU1 48
interrupt select 29	IPU2 56
registers 40	
IPU2_FIR: Field Count Interrupt Request 55	MMU 73
IPU2_FLC: Field Count_54	OBU 74
IPU2_LIC: Line Count 54	OPU 67
IPU2_LIR: Line Count Interrupt Request 55	SIU 58
IPU2_PIX: Pixel Count 54	VIU 30
IPU2_XBIf: X Begin 56	VPU 44
IPU2_XEIf: X End 57	maximum ratings, absolute 84
IPU2_YBIf: Y Begin 57	MCA bus
IPU2 YEIf: Y End 58	CDSETUP* timing 89
IRQ 14, 15, 16	CDSFDBK* timing 89
ISA bus	detailed signal descriptions 15
detailed signal descriptions 14	pin assignments 12
I/O write timing 86	processor interface signals 15
	timing, write cycle 88
pin assignments 12	MCLK 19
processor interface signals 14	memory
16	clock, signal MCLK 19
K	data 28
kov function and 50	
key function code 52	or I/O cycle, signal M/IO* 15
key maximum/minimum 53	Minimum Window Separation 80
	MMU
L	master control 73
	registers 70
lead temperature 84	MMU_MCR: Master Control 73
leakage 84	mode, stall 31
line count 45, 54	multiplexers
current field 45, 54	key function code 52
interrupt request 55	logical operation 65
to interrupt request 46	logical, specifying the constant values for 65
line start mode 67	
linear start address 76, 82	0
local hardware interface	
detailed signal descriptions 16	object buffer
I/O read timing 91	association 61
I/O write timing 90	termination 25, 29
pin assignments 12	OBU
processor interface signals 16	master control 74
logic operation 65	registers 70
Luminance Mask Enable 74	OBU_BSa: Buffer Size 77
LUT enable 48	OBU_DEC: Decimate Control 78



OBU_LSb: Linear Start Address 76	PQFP 10
OBU_MCR: Master Control 74	prescaler enable 48, 56
OBU_RFX: Reference Frame X Size 75	processor clock, signal PCLK 17
Occluded Window Control 79	processor interface
Offset to Next Instruction 61	ISA bus mode
operands	detailed signal descriptions 14
3-operand bit mask 62	pin assignments 12
source select 63	local hardware interface mode
specifying constant values for 65, 66	detailed signal descriptions 16
operating mode 26, 74	pin assignments 12
operations, control/status 26	MCA bus mode
OPU	detailed signal descriptions 15
datapath control 33	pin assignments 12
field sync select 44	<b>F</b> 3.3-19
master control 67	R
registers 43	n
OPU_MCRf: Master Control 67	RAS[1:0] 19
OPU_XBIf: X Begin 68	Reference Frame, X size 75, 81
OPU_XEIf: X End 68	register
OPU_YBIf: Y Begin 69	access, during a read cycle 26
OPU_YEIf: Y End 69	address map, HIU 22
ordering information 99	data port 28
output	I/O data 28
data 48	index 27
stream, specifying the format of 48	posting 26
tag codes 64	select, signals RS[2:1] 16
output voltages 84	registers
overflow condition, FIFO 25	HIU 22-29
flag 60	RFU 70-83
ilag 60	VBU 30-38
D	VPU 39-69
P	reset
package dimensions 98	signal RESET 14, 16, 17
PCLK 17	soft 27
phase	RFU registers 70-83
signal V1PH 18	row address strobes, signals RAS[1:0] 19
signal V2PH 18	RS[2:1] 16
pin assignment table 11	110[2.1] 10
pin diagram 10	S
pin information 10-12	3
pixel clock, signal GPCLK 17	S0* 15
pixel count 45, 54	S1* 15
current line 45, 54	SBCLK 19
Plastic Quad Flat Pack, 160-lead 10	SBHE* 16
polarity, graphics 79	sequencer enable 58
	Sequencer Instruction Memory 61
port address select 23 posting control, master 26	current index 24
	serial bus clock, signal SBCLK 19
posting mode control 26	serial port output enable, signals SOE[1:0]* 19
power and ground	signal descriptions, detailed 14-19
detailed signal descriptions 19	frame buffer interface 19
signals 19	graphics overlay interface 17
power interface, pin assignments 13	power and ground 19
power supply voltage 84	power and ground 17

Digital Video Processor



information/AC characteristics 85-93 processor interface ISA bus mode 14 write cycle (MCA bus) 88 local hardware interface mode 16 MCA bus mode 15 Video 18 U output Source Select 63 single sweep mode 75 underflow condition, FIFO 25 flag 60 master control 58 registers 41 master control 58 SIU\_FARC:FIFO Auto Reset Control 62 V output Source Select 63 SIU FCS: FIFO Control/Status 59 V1CLK 18 SIU\_FOU:FIFO Overflow/Underflow 60 V1D[15:0] 18 SIU MCR: Master Control 58 V1HB 18 SIU\_SIM: Sequencer Instruction Memory 61 V1HS 18 SOE[1:0]\* 19 V11EN\* 18 soft reset 27 V1PH 18 specifications, electric 84-93 V1VS 18 stall **V2CLK 18** mode 31 V2D[15:0] 18 request, signal STALLRQ\* 18 **V2HB** 18 STALL\* 18 V2HS 18 STALLRQ\* 18 **V2IEN 18** Start Index 58 V2PH 18 status V2VS 18 read select 26 VBU registers 30-38 storage temperature 84 +5 VDC, signal VDD 19 strobes **VDD 19** column address, signal CAS[1:0] 19 vertical active row address, signals RAS[1:0] 19 delay 37 supply currents, digital and total 84 pixels 38 sync, horizontal. vertical period 38 signal GHS 17 vertical sync signal V1HS 18 signal GVS 17 signal V2CLK 18 timing 35 signal V2HS 18 width 37 sync, vertical vertical/composite sync signal GVS 17 signal V1Vs 18 sync, vertical/composite signal V2VS 18 signal V1VS 18 video signal V2VS 18 interface signals 18 port interfaces, characteristics 30 T processor, device version 23 video data bus tag 65, 66 signals V1D[15:0] 18 format 63 signals V2D[15:0] 18 operation 64 video data clock, signal V1CLK 18 timeout condition, watchdog timer 25 video input 31 timing video output 31 CDSETUP\* (MCA bus) 89 field polarity 31 CDSFDBK\* (MCA bus) 89 video port 1 VO read 91 detailed signal descriptions 18 VO write 86, 90



pin assignments 13 VIU registers VIU\_DPCf: Datapath Contol 32 VIU\_MCRp:Master Control 30 voltages, low and high 84 VPU global control 39, 44 master control 44 registers 39-69 VPU\_MCR: Master Control 44 **VSS 19 VSU** registers VSU\_HAD: Horizontal Active Delay 36 VSU\_HAP: Horizontal Active Pixels 36 VSU\_HP: Horizontal Period 36 VSU HSW: Horizontal Sync Width 35 VSU\_VAD: Vertical Active Delay 37 VSU VAP: Vertical Active Pixels 38 VSU VP: Vertical Period 38 VSU\_VSW: Vertical Sync Width 37 VSU sync timing 35 W watchdog timer, signal IRQ 25 WE\* 19 windows aligning between pixels 49 controls 79 size 82 write cycle timing (MCA Bus) 88

X

X 50
X Begin 49, 56
X BLT, direction control 75
X counter 24
X display start 83
X End 50, 57
X prescaler, enabling and disabling 48
X shrink 50
X window size 83
X zoom factor 81

decimation, mask bits 78 enable, signal WE\* 19

Υ

Y 52 Y Begin 51, 57

```
Y BLT direction control 75
Y counter 24
Y display start 83
Y End 51, 58, 69
Y output source select 63
Y row integer index 51
Y scaling path, enabling and disabling 48
Y shrink 52
Y window size 83
Y zoom factor 81
```


Z

ZC[3:0] 17 zoom control bus, signals ZC[3:0] 17 enable 67



# **INDEX OF CONTROL REGISTERS**

A	Н
ALU_AV: Alpha Value 64	HIU_0 22
ALU_CAx: Constant A 65	HIU 1 22
ALU_CBx: Constant B 66	HIU_2 22
ALU_CCx: Constant C 66	HIU_3 22
ALU_LOPx: Logic Operation 65	HIU_4 22
ALU_MCRf: ALU Master Control 62	HIU_CSU: Configuration Setup 22, 23
ALU_TOP: Tag Operation 64	HIU_DBG: Debug Control 24
ALO_TOT: Tag Operation 04	HIU_DBG: Debug Control/Status 22
•	HIU_DRD: Debug Read 22, 24
C	HIU_IRQ: Interrupt Request 22, 25
Chroma Key Max/Min 53	HIU_ISU: Interrupt Select 22
Configuration Setup 22, 23	HIU_ISU: Interrupt Setup 29
Constant A 65	HIU_MDT: Memory Data Port 22, 28
Constant B 66	HIU_OCS: Operation Control/Status 22, 26
Constant C 66	HIU_RDT: Register Data Port 22, 28
	HIU_RIN: Register Index 22, 27
D	Horizontal
	Active Delay 36
Datapath Control 32	Active Period 36
Debug	Period 36
Control 24	Sync Width 35
Control/Status 22	Synt Main 33
Read 22, 24	1
Display Window	•
Display Zoom Factor 81	Interrupt
Horizontal Control 80	Request 22, 25
Linear Start Address 82	Select 22
Master Control 78	Setup 29
Reference Frame Size 81	IPU1_FIR: Field Count Interrupt Request 46
Size 82	IPU1_FLC: Field Count 46
Start 83	IPU1_KFCf: Key Function Code 52
DWU_HCR: Display Window Horizontal Control Regis-	IPU1_LIC: Line Count 45
ter 80	IPU1_LIR: Line Count Interrupt Request 46
DWU_MCR: Display Window Master Control 78	IPU1_LRB: LUT RAM Base Address 47
DWUd_DSa: Display Window Start 83	IPU1_LRD: LUT RAM Data 47
DWUd_DZF: Display Window Display Zoom Factor 81	IPU1_MCRf: IPU1 Master Control 48
DWUd_LSb: Display Window Linear Start Address 82	IPU1_MMxf: Chroma Key Max/Min 53
DWUd_RFX: Display Window Reference Frame Size	IPU1_PIX: Pixel Count_45
81	IPU1_XBnf: X Begin_49
DWUd_WSa: Display Window Size 82	IPU1_XEIf: X End 50
_	IPU1_XSnf: X Shrink 50
F	IPU1_YBnf: Y Begin_51
Field Count 46, 54	IPU1_YEIf: Y End 51
Interrupt Request 46, 55	IPU1_YSnf: Y Shrink 52
FIFO	IPU2_FIR: Field Count Interrupt Request 55
auto reset control 62	IPU2_FLC: Field Count_54
Control Status 59	IPU2_LIC: Line Count 54
Overflow/Underflow 60	IPU2_LIR: Line Count Interrupt Request 55
Overnow/oridemow 00	IPU2_MCRf: IPU2 Master Control 56





IPU2\_PIX: Pixel Count 54 IPU2\_XBIf: X Begin 56 IPU2\_XEI1: X End 57 IPU2\_YBIf: Y Begin 57 IPU2\_YEIf: Y End 58

#### K

Key Function Code 52

#### L

Line Count 45, 54 Interrupt Request 46, 55 Logic Operation 65 LUT RAM Base Address 47 Data 47

#### M

Memory Data Port 22, 28 MMU\_MCR: MMU Master Control 73

#### 0

Object Buffer Decimate Control 78 Linear Start Address 76 Master Control 74 Reference Frame Size 75 Size 77 OBUo\_BSa: Object Buffer Size 77 OBUo\_DEC: Object Buffer Decimate Control 78 OBUo\_LSb: Object Buffer Linear Start Address 76 OBUo\_MCR: Object Buffer Master Control 74 OBUo\_RFX: Object Buffer Reference Frame Size 75 Operation Control/Status 22, 26 OPU\_MCRf: OPU Master Control 67 OPU\_XBI1: X Begin 68 OPU\_XEIf: X Begin 68 OPU\_YBIf: Y Begin 69 OPU\_YEIf: Y End 69

#### P

Pixel Count 45, 54

#### R

Register
Data Port 22, 28
Index 22, 27

#### S

Sequencer Instruction Memory 61
SIU\_FARC: FIFO Auto Reset Control 62
SIU\_FCS: FIFO Control Status 59
SIU\_FOU: FIFO Overflow/Underflow 60
SIU\_MCR: SIU Master Control 58
SIUs\_SIM: Sequencer Instruction Memory 61

#### T

Tag Operation 64 test register 34

#### ٧

Vertical Active Delay 37 Active Period 38 Period 38 Sync Width 37 VIU DPCf: Datapath Contol 32 VIU\_MCRp: VIU Master Control 30 VIU TEST: test register 34 VIU WDT: Watchdog Timer 33 VPU MCR: VPU Master Control 44 VSU HAD:Horizontal Active Delay 36 VSU HAP: Horizontal Active Period 36 VSU HP: Horizontal Period 36 VSU HSW: Horizontal Sync Width 35 VSU\_VAD: Vertical Active Delay 37 VSU VAP: Vertical Active Period 38 VSU\_VP: Vertical Period 38 VSU\_VSW: Vertical Sync Width 37

#### W

Watchdog Timer 33

#### X

X Begin 49, 56, 68 X End 50, 57 X Shrink 50

#### Υ

Y Begin 51, 57, 69 Y End 51, 58, 69 Y Shrink 52





#### INDEX OF REGISTER FIELDS

AIC: Automatic Increment Control 27

ALUE: ALU Enable 44

AOP: Arithmetic Operation Select 63

AV: Alpha Value 64

В

BF: Begin X Column Fractional Index 49 BF: Begin Y Row Fractional Index 51

BI: Begin X Column Integer Index 49, 56, 68 BI: Begin Y Row Integer Index 51, 57, 69

BSX: Buffer X Size 77 BSY: Buffer Y Size 77

C

CME: Chrominance Mask Enable 74

CON: Constant 65, 66, 67

CSCE: Color Space Converter Enable 48

CTC: Control Tag Code 64

D

Datapath Control 32, 33 DIO: Register Data I/O 28

DM7:DM0 78

DMAW: DMA Wait State 26 DMD: DMA Direction 26

DPC: Display Window Posting Operation Control 26

DRE: Debug Read Enable 24 DSX: Display X Start 83 DSY: Display Y Start 83

E

EDT: Error Detection Trap 24

El: End X Column Integer Index 50, 57, 68 EI: End Y Row Integer Index 51, 58, 69

EP: Exit Point 61

FA: FIFO Association 61, 75

FBC: Frame Buffer Address Configuration 73

FBD: Frame Buffer Data Bus Width 73 FBT: Frame Buffer Jumper State 23

FC: Field Count 46, 54

FCE: Field Count Enable 47, 55

FDH: FIFO D Half Full 26 FFH: FIFO F Half Full 26

FGE - FAE: FIFO Empty Flags 59

FGF - FAF: FIFO Full Flags 59

FGO - FAO: FIFO Overflow Flags 60 FGU - FAU: FIFO Underflow Flags 60

Field Sync Select 44 FL: Field Lock 74

FOV: FIFO Overflow 25

FPS: Field Polarity Select 48, 56, 67

FT: Field Toggle 58 FUN: FIFO Underflow 25

G

GBM: Three-Operand Bit Mask Selecting Tag Source

GBP: Graphics Blank Polarity 79

GCS: Graphics Clock Select 79

GFM: Interlace Mode Select 79

GFP: Graphics Field Polarity 79

GHSP: Graphics Hsync Polarity 79

Graphics Field Mode 79

GVSP: Graphics Vsync Polarity 79

Н

HAC: Horizontal Active Count 80

HAD: Horizontal Active Delay 36

HAP: Horizontal Active Pixels 36

HP: Horizontal Period 37 HSB: Host System Bus 23

HSW: Horizontal Sync Width 35

11BL 34

11FID 34

11VS 34

12BL 34

12FID 34

12VS 34

IBP: Input Video Blank Polarity 31

IBT: Input Video Blank Type 31

IEM: Interrupt Enable Mask 27

IF: Input Data Format 49, 67

IFP: Input Video Field Polarity 31

IHSP: Input Video Horizontal Sync Polarity 31

IM: Interlace Mode 48, 56, 67 IMS: Graphics Field Mode 79 Interlace Mode Select 79

**INTR 34** 

IOM: Input/Output Mode 31



IP1C: IPU1 Counter 25

IP1FSS: IPU1 Field Sync Select 44

IP1S: IPU1 Select 29 IP2C: IPU2 Counter 25

IP2FSS: IPU2 Field Sync Select 44 IP2S: IPU2 Interrupt Select 29

IPU1DC: IPU1 Datapath Control 32 IPU2DC: IPU2 Datapath Control 32

IRFC: Interrupt Request Field Count 47, 55 IRLC: Interrupt Request Line Count 46, 55

ISS: Input Sync Source 31

IVSP: Input Video Vsync Polarity 31

#### Κ

KEYFC: Key Function Code 52

LC: Line Count 45

LC: Line Count Current Field 54

LE: LUT Enable 48

LME: Luminance Mask Enable 74 LRB: LUT RAM Base Address 47

LRD: LUT RAM Data 47

LSH: Linear Start Address High 76, 82 LSL: Linear Start Address Low 76, 82

LSM: Line Start Mode 67

#### M

MDE: Master Debug Enable 26

MF 34 MFID 34

MFTS: Master Field Toggle Select 33

MIO: Memory Data I/O 28

MLOP: Multiplexor Logical Operation 65

MMS: Manual Mode Start 33 MPC: Master Posting Control 26 MWS: Minimum Window Separation 80

#### 0

OBA: Object Buffer Association 61

**OBIN 34** 

OBIS: Object Buffer Termination Interrupt Request 29

**OBL 34** 

OBP: Output Video Blank Polarity 31 OBT: Object Buffer Termination 25 OBT: Output Video Blank Type 31 OCC: Occluded Window Control 79 ODC: OPU Datapath Control 33 ODT: Output Data Tag 48

OF: Output Data Format 48

OFID 34

OFP: Output Video Field Polarity 31

OHS 34

OHSP: Output Video Horizontal Sync Polarity 31

OPAS: Operand A Source Select 63 OPBS: Operand B Source Select 63 OPCS: Operand C Source Select 63 OPFSS: OPU Field Sync Select 44

OPM: Operation Mode 74

ORS: Operation Restart Select 24 OSS: Output Video Sync Source 31

OTC: Output Tag Code 64

OTN: Offset to Next Instruction 61

**OVS 34** 

OVSP: Output Video Vertical Sync Polarity 31

PAS: Port Address Select 23

PC: Pixel Count 45

PC: Pixel Count Current Line 54 PMC: Posting Mode Control 26 PSE: Prescaler Enable 48, 56

#### R

RFX: Reference Frame X Size 75

RFX: Reference Frame X size 81

RIN: Register Index 27

#### S

SE: Sequencer Enable 58

SF: X Shrink Fraction 50

SF: Y Shrink Fraction 52

SGE: Sync Generator Enable 38

SI: X Shrink Integer 50

SI: Y Shrink Integer 52 SI1: Start Index 1 58

SI2: Start Index 2 58

SIMIN: Sequence Instruction Memory Current Index 24

SR: Soft Reset 27

SRC: Status Read Select 26 SSE: Single Sweep Enable 38 SSM: Single Sweep Mode 75

STM: Stall Mode 31

#### T

TAG: Constant Tag Bit 65, 66

TF: Tag Format 63 TMOUT: Timeout 33

Digital Video Processor



#### U

UGMAX: Key U/G Maximum 53 UGMIN: Key U/G Minimum 53 UOUT: U Output Source Select 63

#### V

VAD: Vertical Active Delay 37 VAP: Vertical Active Pixels 38 VBMAX: Key V/B Maximum 53 VBMIN: Key V/B Minimum 53

VER: Video Processor Device Version 23

VOUT: V Output Source Select 63 VP: Vertical Active Count 38 VSUDC: VSU Datapath Control 32 VSW: Vertical Sync Width 37

#### W

WC3 - WC0: Window Controls 79 WDT: Watchdog Timer 25

Write Decimation Mask Bits 7:0 78

WSX: Window X Size 83 WSY: Window Y Size 83

WTE: Watchdog Timer Enable 33

#### X

XBDC: X BLT Direction Control 75

XC: X Counter 24

XZOOM: X Zoom Factor — pixel replication value 81

#### Y

YBDC: Y BLT Direction Control 75

YC: Y Counter 24

YOUT: Y Output Source Select 63 YRMAX: Key Y/R Maximum 53 YRMIN: Key Y/R Minimum 53 YSP: Y Scaling Path 48

YZOOM: Y Zoom Factor — line replication value 81

#### Z

ZE: Zoom Enable 67



# **NOTES**

A STATE OF THE STA



# **NOTES**

July 1993



## **Cirrus Logic Direct Sales Offices**

**Domestic** 

N. CALIFORNIA San Jose

TEL: 408/436-7110 FAX: 408/437-8960

S. CALIFORNIA

Tustin

TEL: 714/258-8303 FAX: 714/258-8307

Thousand Oaks TEL: 805/371-5381 FAX: 805/371-5382

ROCKY MOUNTAIN AREA

Denver, CO

TEL: 303/768-9696 FAX: 303/768-9695 SOUTH CENTRAL AREA

Austin, TX

TEL: 512/794-8490 FAX: 512/794-8069

Plano, TX

TEL: 214/985-2334 FAX: 214/964-3119

NORTHEASTERN AREA

Andover, MA TEL: 508/474-9300 FAX: 508/474-9149

Philadelphia, PA TEL: 215/625-0781 FAX: 215/625-0731 CENTRAL AREA

Chicago, IL TEL: 708/490-5940

TEL: 708/490-5940 FAX: 708/490-5942

SOUTH EASTERN AREA

Boca Raton, FL TEL: 407/362-5225 FAX: 407/362-5235

International

**GERMANY** Herrsching

TEL: 49/08152-2030 FAX: 49/08152-6211 **JAPAN** 

Tokyo

TEL: 81/3-3340-9111 FAX: 81/3-3340-9120

**SINGAPORE** 

TEL: 65/3532122 FAX: 65/3532166

**TAIWAN** 

Taipei

TEL: 886/2-718-4533 FAX: 886/2-718-4526

UNITED KINGDOM

Hertfordshire, England TEL: 44/0727-872424 FAX: 44/0727-875919

# The Company

Cirrus Logic, Inc., is a leading supplier of high-integration peripheral controller circuits for mass storage, graphics, and data communications. The company also produces state-of-the-art software and firmware to complement its product lines. Cirrus Logic technology is used in leading-edge personal computers, engineering workstations, and office automation.

Pixel Semiconductor, Inc., a subsidiary of Cirrus Logic, Inc., is a developer of integrated circuits for advanced display systems. These circuits enable the integration of real-time video with traditional computer graphics.

Cirrus Logic's fabless manufacturing strategy, unique in the semiconductor industry, employs a full manufacturing infrastructure to ensure maximum product quality, availability and value for our customers.

Talk to our systems and applications specialists; see how you can benefit from a new kind of semiconductor company.

© Copyright Pixel Semiconductor, Inc., 1993

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Pixel Semiconductor, Inc., believes that the information contained in this document is accurate and reliable. However, it is marked Preliminary and is subject to change without notice. Pixel Semiconductor, Inc., assumes no responsibility for its use, nor for infringements of patents or other rights of third parties. This document implies no license under patents or copyrights. Trademarks in this document belong to their respective companies.